


DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Analog and Digital Electronics 18CS33 III Semester







Assistant Professor Dept. of CSE


issued light and right Vite Align D. Rethiller > Kannough Maps (K-Map) · . It is the visual display of the fundamental products needed for a sum of product solution. - Sum of Products (SOP) - OR of AND terms containing complemented or uncomplemented variables. > Fundamental products for Two inputs all's to a second B FP A TO A AB WI WI HILL HILLY AND AND ALLEN 0 Qui 1 di ABA al church la protecti de state


E inte	Litto. AB its all with all for a litter in
	1 1 AB
->	The Fundamental products are also called mentering.
	The products AB, AB, AB, AB are represented by
	mo, m, mo, ma respectively.
->	The suffix i of mi comes from decimal equivalent of
	binary values and and and the state of the
	in a will when and a week in a warden will
->	Fundamental Product for three inputs
	A B G FP
	TA ADDER O ANTARE ATTACK AND A KI
	1 550







	ALLERIAL MARTINE TALLER OF A STATE OF A STAT
	$1 1 1 - \rightarrow m_{\mp}$
	44 FI AL
	Locate each output one' in the stuth table of
	write the fundamental product. To get the lum
	of product eq, we have to aR the fundamental
	product.
	SOP eq?:
2.453	Y= ABCI+ABC+ABC+ABC
	the contractive were the The The The Hutput witthe
	Alternate exp ⁿ is
160 th	$Y = F(A, B, C) = \sum m(3, 5, 6, 7)$









100 - ABC 110 - ABC SOP eq?: Y= ABC + ABC + ABC + ABC + Canonical Sum form: $Y = F(A, B, C) = \leq m(0, 2, 4, 6)$ Logic circuit. AND-DR




160 12:202 de. Date 6 etterns. Page No. (1)2 -> K-Map 3 10 6 C Truth Table to K-Map. 80 C La 1.A.A. * Two Variable K-Map. 300 3 月月 A. D. H. C. M. L. M. A B Filler Malater F man D 0 0 0 27 . 0 0 0 V 2 - 14 . . 1 03 U. 0 11 B A B B 000 Ā A -> Three Variable K-Map. A 0 0 N 0 the second 2




	Date 1 1 Urege Mo.	6		Date / / Page No.	
	AB	ĒC		act - 1	
	ĀĒ	0.0	quillent ari	Harri Millin	
	AR AB	$\frac{1}{6} \frac{0}{7}$	all' d'all	ion in anti-	1
	AB	0405		3	11
->	Four Vari	able K-map.	a. 4		11
	A B	C D	e Y I		1-1




D $\rightarrow 14$ D CP à. AB сĎ CD CD CP ĀR D ĀR 12 0 AR 11 0 10 AB




 $Y = \overline{ABC} + \overline{ABC} + \overline{ABC} = \overline{ABC}$ 4:2 A -1 (1) al di Overlapping е. Ц A.E. SI. 13 CP AB CD CD n 1 CP CD 40 AR 0 0 0 · 18 -ĀB 1 1 1 AB 0 0 0 ĐB 0 392 13 G : 1.100 X= B + ACD 0.17 1 0 111 20



口提出 Page No. 211+254 8 HILLETT Y Note: CD Burrie Gund, of Ochels AB CD CD CD CD D 0 0 AR 0 (D) 91 1 0 D ĀB D D AB D 0 D AB D C Hi-1 하네 Y=BCD +BCD 1.2 [not simplified, apply rolling the map]






CD AB AN ED CD CD CD AB 0 \bigcirc 0 SIG AB O AR AB \bigcirc $Y = \overline{ABC} + \overline{ACD} + ABC + A\overline{CB}$ Summary of K-Map method for simplifying 2 Boolean equations - Enter a 1' on the K-Map for each fundamental


Enter a 1 on the K-Map for each fundamental
product that produces a one output_in the truth
table. Enter zeroes else where.
Encircle the octrus, quads & pairs. Remember to
rou & overlap to get the largest groups possible.
If any isolated 1's remain, encircle each.
Eliminate any redundant group.
Write the Boolean eq. by ORing the products
corresponding to the encircled groups.

Page No. Page Mc. 10 ASPARANCE. C. FERILENIA? CD I.B. M. C. B.C. -ED CD CD AB 52 05 3 0 0 0 **AB** 0 古道 11 1 0 0 0 AR 5 1111 AR 0 AB £. - 40 1.1 01 Y = AD + AG + AB + BCDman my mismis in this Molli Y = ABCD + ABCD + ABCD + ABCD 1 20 11 12 22. Canonical form: Y= F(A, B, C, D) = Sm(0,7,13,15) CD AB 0.1 51 (15 ···· CD CD CD CD E 6 0 AB 0 0 1 0 0 0 AB 0 J A AB 0 0 0 0 2B AB Y- ABD+BCD+ABCD A AND SA $Y = F(A, B, C, D) = \leq m(1, 5, 6, 7, 9, 15)$ m3. Contraction in the 218 3 H 1 3 3 3 3 3 - ital at sult i CD + it to inside AB TO CD CD CD Atz and a new protection of a thread of




1.75#L1 Date 0.2498-0 1.15 Page No. CD 4. 1311 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 & 14 B 12 11232 AB BP CP CP CP. しょうれい 142.41 0 AB 0 131111111 . AB 0 1 1 AB 0 CELLINGERER AB 0 Hachie String MAN march & and Articles 1.1.2.1 1 121 151 LAST T Y= D+BC+AC 5% 1 60 5. CD 1000 35. 33 6 3 - 1 X AB CD S) 13 ED A.P. CD CD ĀB 114 0 0 14 OAB 0 Sty : 0 9H AB 0 0 0 D AB 0 0 0 SA -Y= ABD + ABCD + ABCD 14 819 Proof : Y= ABED + ABED 2:24 3.5 111 = BD (AC+AC) 5A 0 63 6 \$ a. CD 自同 6 AB GD CD 开名图 CD Ja m CD 0 0 1 ĀB 1.11 Qa 103 + 4. -0 0 0 0 AB and have been all had the 0 D 0 D AB 1 AB 0 0 = BD = ABCD + ABCD + ABCD + ABCD (boug) = $\overline{ABD}(\overline{C}+c) + \overline{ABD}(\overline{C}+c)$ (single) = ABD + ABD = BD(A+A) = BP which the the series for an in the second of the second


		Page No.
-	Don't care condition.	C / F
	In some digital systems (1)	rigio Inhit condition
	never occur during normal	openation herefore
	the converponding of here indicated by 'x' in the truth	table
	We can use this as either	O on Luthichever
	produces a simplar logic dr	cuit-
		The site did in the second
-	0	
	AB TO TO TO TO	0:/ 1.7




			Date / / Page No.
	CD		
	AB CD CD CD CD	I II . I . III	H H
	ĀR O L X O		1 14
	FR I X O X		32
	AB X 0 1 1		
	ABXXXX		
1	Y = AC + BD + BD		
4	00		37





ABOXXD and and the M Y= AD + ABC 1 - A shall be a strange 1-1 Litter. 7 TT-- + it lite all a shall a shall 2018 ar 10 mi - iti - ita - ale have - a us adisis - a stand as and as Same stand we the A BL MAR A A A MARCANE AND A CONTRACT A CONTRACT AND A CONTR And Marine 1 Mark Er L 1 1210 · · · · · 1 24 - 4







in ingerth Page No . 16 0.0 Note: 3.4 Conversion b/w SOP and POS. $Y = F(A, B, C) = \pi M(0, 3, c) = \leq m(L, 2, 4, 5, 7)$ ON Q ON CHA a) $Y = F(A, B, C) = \sum m(3, 5, 6, 7) = \pi M(0, 1, 2, 4)$ C JA 0 Consider à given SOP equation. => Y = AB + AB + AC AA + BA CD LADID CINCLE AB Section 1











grouping the 1's write the Sum of Products egn of draw the NAND-NAND gravet - This is the sum of Product's solution for V. 2 complement the Kornough Map, group the 1's, write the SOP eg? I draw the NAND-NAND circuit for Y - This is the complement NAND-NAND circuit-3 Convert the complementary NAND-NAND circuit to NOR - NOR circuit by changing all MAND gates to bubbled OR gates - NOR-NOR circuit for Y. 4 Compare the NAND-NAND (Step 1) with the NOR-NOR circuit (Steps) & we the circuit with feuer case araut for the K-Map Show the SOP & POS \Rightarrow













	Date Date
usub	Preme implicante must and tradmin post mali =
	These are exp's with least not of literage
	that supresents all the terms given in a
	truth talle
	Prime implicants are examined to get essential
5 A	prime emplicante for a particular experision that
and the second se	avoids any type of duplication.
	Epc:
	A X RH BA



Page No . HEY CHIERE The second second second 23 Date Champion & march " and and Determing prime impleants -19 6 51 Stage L A B C P Stage 3 Stage 2. 00 - (0, 1, 2, 3)000-(0,1) (0)~ 0000 00-0(0,2)~ 00 - (0, 213)(1) 0001 00-1(1,3)~ -01 - (2,3,10,11)0010 (3) 001-(2,3)~ -01- (R, 10, 3, 11) (3)~ 0011 -010 (2,10) (10)-101 0 1-1-(10,11,14,15) -011 (3,11)~ (12) 1100 1 - 1 - (10, 14, 11, 15)101-(10,11)/ (11)~ 1011


	1101	(13)~		1-	10	(10	14)	-	11-	المسال	(12, 1	3,14	,15)	1			
	1110	(14)	-	110	_			-		(1			
				11_	-0 (12,	14),	1.1-	. I	17 32			1-12-2		-		
	1111	(15)~	-	1 -	11	(11,	15)~	±+ 5.	e ite -		- 1	3. . 19.	21				
				11-	- L (13,	15)	-	, de	LA		n si	A			1	
	1,349	the true i		11:	L _	(14)	15)_	-	5 fr		1.		~				
			r 14	1	at yet	ere a		- 1.)4	()		+ 6		i i				
1. 1. The 1	Prime	Implic	ant			eml	JUIS	Lu	hich	ar	e no	t t	tcke	d)			1
	10 A	T. BC														-	
		,				5											_
	Essent	hial pr	me	Im	hli	ant	5.				-1		1.				100
			0	1	2	8	10	11	12	13	14	15	3				1
	AB CO,	, 2,3)	V	V			ж 14								2	•	14 m
	1						1 -		1								

BC(2,3,10,11)	~	·V	V	1	3 mil		1		1		
AC(10,11,14,15)			~	1	a ana		V	~			
AB(12,13,14,15			1		1	/	~	~	1		and the second
			1			~			3	-	
$Y = \overline{A}\overline{B} + A$	-C + AB				ý.		ł				
OY			4	24		£.,	*		1 1		9
$Y = \overline{AB} + \overline{B}$	C+AB							- 11 - Mar 2	2 S	n A se	به جاري 1
									te dan Ker	11.11.14.15 - 12.1	
8			See as a	13	11			35	e -		
		58		-		4					
				44					<i>I</i> I		




	1 ·			25					Page No.	7
	Que	stlon						l		
1 ->	F	A.B.CD	$= \leq n$	2(1)	5, 6,	9, 10	,11)	. 21.2.2	en En Ha	
2->	٤r	n(2,3)	10,11,12	, 13, 14	,15))+d	(0, 1)	. 31.2.2	· · · · · · · · · · · · · · · · · · ·	
	Ansi						6	4	24	
1.	A	B	С	D		У		10.1°	0 1	
	0	0	0	0	£	D	D	1		1
	0	· D	0	1	*	1	1 1			
	0	6	1.1	0		0	2	1	i il	
	0	0	1	1		0	3		- 4	
	0	1	0	D	j.	D	4	ļ.	31	
	0	° 1	0 .	1		1	5	2		

	0	1	L	0	141	1	a.	6	Verification			
	0	1	1	1		0		1	ABCD			
	1	0	0	0		D	1	8	TO EDI CD CD			
	1	D	0	1		1	ar L	9	FG OLIZIZ			
	1	0	1	0		1	84) 84	lo	ĀB 4 4 7 0			
	1	0	Ĺ	1	9	1	1	11	AB 12 13 15 14			
	1 ·	1	0	Ö	×.	0		12	AB & CADID.			
	1	1	0	. 1	V A	Ю		13				
	1	1	1	0		0		14	" south of the			
	1	1	1	• 1		0		15				
	Sta	gel	1	Stage	2.		Ŷ		Prime Implicants			
		01'(1)		D_01	(1,5	, •						
*		21 (5)		- 001			ABCD, ACD, BCD, ABD,					
			1	10 1	(a)	26 X 1.						




				26)				P	ate]
a	Zm (2,3,10,	11, 12, 1	3,14	15)	1+d (6,1)			a i T	in and the second	1
	A	В	C	1.25	D		SYe			11.50	and	S
	0	0	0	i i sudi	0		×	0		L. S. W.	4.7	2000 1990
	0	0	0	24.0 	1		X	,		i.l	. F	
	0	0	1	and the second	0		1	2	the Contest of the second s All second s			
	0	0	1		1		1	3	1)	ι.		
	0	1	0	ч <u>(</u>	D	i.	0	4		ų.		
	0	. 1	0		1		0	5	Ĵ.	- 5		
	0	1	1	4 . "	0	-	0	6	Į	19	1 2	
	0	1	1		1	ŝ	0	7	1	11		
	1 30	n	0	L	D		0	8	n de la		15 3	

redding the W υ U 0 U 9 01 0 2.8 1. 10. 0 0 degi 0 1 0 11 1 0 0 12 13 0 1 14 s.E 0 15 Ŀ Stage 3 Stage 2 Y. Stage 1. 00 - (0, 1, 2, 3)(0,1) 000-(0) -0000 00 - - (0, 2, 1, 3)00-0 (0,2)-(1) ~ 000 1 00-1 (1,3)~ -01-(2,3,10,1) (2) V 0010 001- (2,3)~ -01-(2,10,3,1) 0011 (3) -010 (2,10)~





SHEC 27 Poge 110. Prime implicants are AB, BC, AC, AB Essential prime implicants are 2 З 13 10 12 AB (0, 1, R, 3) BC(2,3,10,11) AC (10, 11, 14, 15) ~ AB(12, 13, 14, 15) $\therefore Y = AB + BC$



W. P. Grader and P. Entered variable Map. One of the input variable is fila Kannough Map. It suduces the K-Map size by ie, a three variable problem that locations in K-Map will require in entered variable map. B X Dar and and working 10 11 0 11 1 0 0 3 0 1 0 0 0


the all	
ced inside	
L degree.	
degree suggieres à R ⁽³⁻¹⁾ =41	$2^{3} = 8$
$R^{(3^{-1})} = 4$	ocations
BEG I	
hints in the .	
1.5.1.0 3A	
IN CE, SIG IL	
11-1.11.01)13	
21. F(, E1 , 2) 2 64	•
HANK	
YN2	1
t day a	11
and a start of the second	4






	Page No. Date
=	Petrick's method
-	It is a technique for ditermining all minimum sum
	E products solution for a prime implicant chart.
	As the not of variables increases, the not of prime implicants
	I the complexity of prime inflicants chard may increase eignificantly - In such cases loopend of treat of error may
	le required to find the min solution.
	Petrick's method is the most systematic way of
	finding au min sol

Steps in Petrick's method. 1 Reduce the prime implicant chart by eliminating the essential prime implicant sidens? The corresponding columns. 2 habit the rows of the reduced prime implicant chart P1, Pe, P3 etc. 3 Form a logical function P which is true when all columns are overed P consist of a product of un terms, each run term having the form (Pio + Pil + ----) ushere Pio, Pis supresents the rows which covers the column i. 4 Reduce P to a min run of products by multiplying




		32		
	$F = \Sigma m(0,$	1, 2, 5, 6, 7)	Hadden A quetil	
	0 ⇒000	2⇒010	6 => 110 1: 42 FI	
6.3. 33-50	1=> 00 1	5 => 101	7-> 111	
a stratter to	the state of the	and the start	the state of the	
	Prime implice	pot table.	Level at at	
	Stage 1	Stage 2	Prime implicants	
	000 (0)		KL MARKEN H	
	001 (1)-	0_0 (0,2)	AB, AC, BC, BC, AGAB	
	010 (2)	-01 (1,5)	WINE HAD WENNED !!	- AN
	101 (5)~	-10(2,0)		~
	110 (0) -	1 - 1(5,7)	11 o Mathatical around	
	- 111(7)~	11 - (6, 7)	and the state of the	
	Prime I	mplicant chart 6		
P,	ĀĒ (0,1) X	X	Concernant II	- in
Pa	Ā č (0,2) X	N.X. M.	PL COUT WILL SURVI 1 5	12.
P3	BC (1,5)	× ×	19 54 9 9	14
Py.	BE (2,6)	X	in its what is when it is	31
which PS	AC (5,7)	X	X	
PG	- AB (6,7)	and Land on the Mit	Xul	
AT XING	I the water outer	a lit marine in it	and with an original	and a
	$A\overline{B} + B\overline{C}$	t AC	t normation !!	
matin that	and sheet wa	an ichald while a	rite in anding the	E.
	$\overline{Ac} + \overline{Bc} +$	AB	and when the state have	1. The
	and the state of the second	and showing present	at al mut du ille	

Petrick's method to find minimum solutions. WAL-Traine - Indernation + when will be and with the 1 35 0, P, or P2 must be true (1). and 13 $0 \Rightarrow (P1 + P2)$ $1 \Rightarrow (P1 + P3)$ $2 \Rightarrow (P_2 + P_4)$ MAR $5 \Rightarrow (P_3 + P_5) = 6 \Rightarrow (P_4 + P_6) = 7 \Rightarrow (P_5 + P_6).$ SH R a na a ni a 18 With the second se and the second of the second o




AB (12, 13, 14, 15 Essential prime implicants: A'B', AB $10 \Rightarrow (P_1 + P_2)$ $I1 \Rightarrow (P_1 + P_2)$ a data - a Al $P = (P_1 + P_2)(P_1 + P_2)$ 25. . All him and a second second a a state of the U.S. Allinia. $P = P_1 + P_2$ P1 or P2 A'B', AB, B'C => A'B' + AB + B'C 10. e 01 A'B', AB, AC => A'B'+AB+AC


bited'tabd Page No . Date mail 10 2 5 0 bc (0, 1, 8, 9)b'd' (0, 2, 8, 10) Pi (2, 6, 10, 14) 5 ed' V a'c'd (1,5) P2 (5,7) a'bd P3 g'bc (6,7) P4 $7 \Rightarrow (P_3 + P_4)$ $5 \Rightarrow (P_2 + P_3)$ Sir! (x+y)(x+z) $P = (P_2 + P_3)(P_3 + P_4)$




=> Mutipleacer (data selector / Mux): Appin: It has a group of data inputs & a group of Taccommunication inputs. The control inputs are used to select one of the data inputs & connect it to the output terminal. 2 to 1 MUX 1 124 2 - logical or data inputs 1 - outrut. contract --underst wether is in all of The $2^n = 2$, n = 1 control input





Logic diagram (Implementation





2011 724 0




















Muniplexers are frequently used in digital system design to select the data which is to be processed or stored. The above fig shows a quadrupe exi MUX which is used to relect 1 of two 4 bit words. If A=0, the values of x., x, x, fx3 will appear at Zo, Zi, Z, 4Z3 Output . If 1=1, the values of yo, y, y, yz, yz will appear at the outputs. Several logic signals that perform a common func" may be grouped together to form a bus and - decide worther in


9	Date III
Quad Mux with bus input	8 outputs
 2 + 0 + A	
41 14	
Types of Multiplexens.	
13 Active high output MUX.	
3) Active high enable MUX	
47 Active low enable MUX.	










Contra to a sector is a sector of the sector of the Buffers gate output can only be connected to a limited not of inputs without degrading the performance of digital system. A simple buffer may be use to increase the driving capability of gate output. Since there is no bupple at the buffer output can also be known/called as non-inverting buffer I the logic values of the buffer 1/p I the gpare the same 1 4. Linker & Barren - All - All - All - Marker - All - All





Page No . (12) Why buffers are needed? A logic circuit will not operate correctly 1/ the output of 2 or more gates or other logic devices are directly connected to each other. For ex: if one gate has a O output I another has a 1 output then the sumiting output may be some intermidiate value that does not clearly represent either a 0 or 1: In some cases, damage to the gates may д. result if the outputs are connected together.














A=0, Y-X A = 1, X - Yand a second tell of the "may and " Decodens Binary to Decemal Decoder 3 to 8 line decoder. one out of multiple output will be 3 input lines of 8 output lines. hered > % a'b'c' > YI a'bc







Page No . 18 This decoder generates all of the minterins of the three enpite variables. Exactly one of the output lines will be high on 1 for each combination of the value of 1/p variables. - when a, b, c is equal to 0, then Yo will be highlighted, y= a'b'c' In general n'to 2° line de coder generates all 2ª minterns of maximi of the 1/p variables. - The op's can be defined by the eqn


1.22	Yi = mi = Min, for i=0 to 27-111											
	for non-invented output - no bubbles											
	connicted to the output.											
	$y_i = m_i' = M_i$, for $i = 0$ to $2^n - 1$											
- 8 w	for inverted outputs - bubbles connected											
	to the output.											
	2 to 4 leve decoder											
	21nput lines & 4 output lines.											
	a b yo y, yo yz											
	0 1 0 0 $y_0 = m_0 = M_0'$											
ineresta en la companya en la comp	$0 \mid 0 \mid 0 \mid 0 \mid y_1 = m_1 = M_1'$											




					(19						1		1.	
=>	H to 10 decoder (BCP to decimal decoder)													
								a - 19						
	A	B	С	D	D	1	2	3	4	5	6	7	8	9
	0	0	0	0	D	1	1	1	1	1	1	1	1	1
	0	D	Ο.	1	1.	0	1	1	1	1	1-	1	1	1
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1								12	
and the second se					1									
					1									
					1									
					1								2.5	
					4		1				1	0		1












	Page No . Date									
\Rightarrow	Note: dasting and agent datased with the line in									
	7445 is also a BCD to decimal decoder with									
	Identical pin description as that of IC 7442.									
	1.e., 7442 & 7445 are same									
\Rightarrow	Realise a full adden using 3 to 8 line due	len .								
8:-	Fulladder									
	Touth Table									
	A B Cin Sum Carry (Cour)									
		and the second sec								




Page No . 23 Realise the Boolean expression $f_1(x_2, x_1, x_2) = \pi M(0, 1, 3, 5)$ $f_2(x_2, x_1, x_2) = \pi M(1, 3, 6, 7)$ -The trank in Busing OR gates. 3: Non-instanted outputs & minterms = OR gate: Convert Madelerm into minterm. $f_1 = \pi M(0, 1, 3, 5) = \sum m(2, 4, 6, 7)$ fa= IM (1,3,6,7)- Sm(0,2,4,5).... Star Barris and a second second y. = m.





Page No . Dat iii UNING AND gates. IVPAP. 13182 53 Invented maxturns. Eliver IT 1243 The ordinal 5. 例注 计集 112 2.4 2 2 - 24 YI=M DYa=Me 3 to 3= M3 8 x, Str. A i cv line decoder Y4=M4 X, YS=MS 20. Ye = Mc






Page No . 26 Date TI Switch 9 is pressed, the values for ABCD will le 1001 the weiter the state the dealers of the state of the when and the state which is all the state of the state 8 to 3 priority Encoder - It gives priority to highest encoded Input It will work only when enable bit (d) is 1 titude in the denable) 4 - 4 8 to 30 priority > b X encoder Yg. >C FELLE STORE STORE 15 13-1 in the state to the lot YG Sta 14 LEVELS Yz-String B Gar S Truth table. 1. 1. 1. 1. 1. 2 1. 10 0/p's enable. J/P's X3 X3 X4 X5 X6 X7 0 a ۵ 1 1 P 0 0 0 0 0 0.0 0 14 A C. 0 D D 0 0 D 0 0 Sa 1 10 -0 0 0 0 1. 12 · 1-1






. . Jan I 1. રે ભાગ છે. મ 10 Car Page No . 法 化二苯二甲基 1.5 Dime 28 Date 83 X2 XI Y5 X 4 Xr Xz Xq A XB B P H H H H H H H H H H H × × × X X Х X 1. 1 K-7 42 H × X X X х X X H Hil H H X X Х X Х X H L H H X \times Х X H H H H LL H Х X × H H H IH LOH X X ト H OH LH H H H - Aler H H H H H H K 1.50 H HH H H 4 H HHLLH H HHHHH H K H H H L. Attactures Alteration and Read only Memory -> ROM consists of an array of semiconductor devices that are interconnected to store an avery of (given) binary data Once the data is stored in the Rom it can be nead STAN 1 PART a specified a fear and a station of a state that a state of a state of the state of ROM Input => addres A -----11.17 three 8 words X no/ of o/p lines = no of bits B -




						-			ĮŔ.	
				29				Page Date		
14	Tou	th Ta	ble		2	> 7	1	1- i d	111	
6	le stra	*+		i	14	11.	H	in the	1. Yr	
	A	B	С	Fo Fi	Fa	Fa	2	1.15	The second	B
	0**	Ó	ð	1 0	1	0	1	, A	7. ji	
1	0	0	61	1 0	1	0	1 1	X	*1	
15	0	54	0	01-11	1 -	1	4.8	4	YE	
	-0 -	151	3~1	0 1	0 -1	1	1. 2.	, et	y li	
44	a 1 .	1.0	0	1.1 14 1 14	DÚ	0	Characteristic second sec	phical c	and the second se	
	1 14	: 0	E4 1	0.0	D 'i.	1		tosed	1 - 1-	3 ·
- 3-1	i 1 1.	Y + 1	1.0	1 1 1 1	1 14	1 .		a ³ wor		5




equal to 0111 appears on the output lines. Each of the sutput patterns that is stored in the ROM is called a coord. Ron has 3 l/p lines, 2=8 different combinations of enput values- Each combination serves as an address which can result one of the light words stored in the memory. Since there are 4 0/p lines, each word is 4 bit long & the size of the ROM is 8 words X 4 bits

	where dots in the room	
- * * * *	Page No. 1	
HI-	Basic Rom structure	
a series	the week of the second se	
and the		
	nippi : Decoder i Memory averay	
	lines de la	
4	site at the second of the seco	
4 5 13	$m_{\rho} q/P$	
3.1	Enes-	

A ROM typically consists of a duodon & a memory avray when a pattern of n'zeroes & ones are applied to the decoder, exactly one of the 2" lines decoder is one. The decoder results one of the words in the memory averay & the bit pattern stored in this word is transferred to the nemory output lines. Inturnal structure of 8 word X 4 bit ROM





The decoder generates 8 minterns of 3 yp variable A switching element is placed at the intersection of the word line of the output line if the coverponding mintern is to be included in the End - set 2 0/2 function The contents of the ROM are usually specified by the truch table. The minterns which are connected to the op lise F by Mritching elements are ORed tegether to form the output F5 ACTION TO THE THE LEADER MANUEL MON Fo = Sm (0, 1, 4, 6) = AB + AC $F_1 = \leq m(2,3,4,6,7) = B + AC$ $F_2 = \Sigma m(0,1,2,6) = \overline{AB} + B\overline{C}$ $F_3 = \Sigma m(2, 3, 5, 6, 7) = AC+B$




Multiple output combination draute can be realised using Rom's C. L. Jonan . N2 14 => Realise à code converter that converts à 4 bit binary number to a hexadecimal digit f Horea 0 -18 outpuis the 7 bit ASCIL code [The ASCII value of the hexadecimal zero is 48] 3 Next-Page. H-265 D


		27 k		3	Page No . Date
Tru	th Ta	dc.		4	set the set of the set
		ы х.	A. A. A.		
n de la serve	T/p			HEX	Ascil code for Hesc digit.
W	X	¥	Z	DIGIT	Ac As Ay Az Az A, Ao
0	0	0	0	0	0 1 1 0 0 48
0	0	0	1	1	0 1 1 0 0 1 49
D	0	1	0	2	011001050
0	0	1	1	3	0 1 1,0 0 1 1 51
0	1	0	0	4	0 1 1 0 1 0 0 52
n	1	0	1	5	0 1 0 1 0 1 53







35 Programmable Logic durices (PLD) It is a general name for digital integrated circuit. capable of being programmed to provide a vasiery of different logic functions. Basic operations of PLD (Types of PLD) PROM : Programmable ROM -100 mil - 10 mil Fusible Fixed






abc abc Programmable Logic Array Both AND Annay & OR Array are fuible or Programmable. -PLA performs same basic function as a ROM.









				39					H	Page No Date			
	PLA Ta	ble :					il.				1		
			Inpu	ts			C	upu	5				
	Produce	A	B	С	D	a	Ь	с	d	c	f	· q	
6)	ĀBCD	0	D	0	D	1	1	1	1	1	1	8	
(1)	ABCD	0	O	D	1	0	1	1	0	0	Ö	۵	
(2)	ABCD	0	0.	1	D	1	1.	0	1	1	0	1	
(3)	ABCD	0	0	1	1	1	1	. 1	1	0	0	1	
(4)	ABCD	0	1	D	D	o	1	ſ	0	6	1	1	
(5)	ĀBCD	0	1	0	1	1	0	1	1	0	1	1	
(6)	ABCD	0	1	- 1	D	1	0	1	1	71	1	1	
GN	T - -	-			4			1	0	0	0	0	


ABCD υ υ U (7)υ 1 1 1 1 1 (8) 1 0 ABCD D (9) 1 ABED 1. 1 D the second second a the second of the . iti Realize the given functions/sop equation using -> PLA & also whate PLA Table Fo (A, B, C) = A'B' + AC' $F_1(A, B, c) = B + Ac'$ $F_2(A, B, c) = A'B' + Bc'$ (4) A star - Kan - Kan - I - $F_3(A, B, C) = AC + B$ B · · · · · a state with a fine AB




		(HO)		Page No . Date	
7		Inputs	Out	uts 1	100
	Products	ABC	fo f	$f_2 = f_3$	
	A'B'	LA DUDI- III	1	1	
	AC'	1 _ 0	1 1	0 0	
	B	_ 1 _	0 1	0 1	
	Bcl	- 10	0 0) 1 0	
	Ac	1 - 1	0 0	0 1.	
				20 20	
->	Realize the	geven PLA	table un	ena PLA	
	0	Input	0	utpits.	
	Products.	ABCD	f	f. f	3




and the second sec Page No . 2 1833 it of 1121121 17-18 -PAL: Programmable Auray logic \Rightarrow for the given functions Realize PAL X - ABC + AB. X = AT + ABC X= BC Nin Y3=AB+AC A B saud 3



				42)		Page No.	
	Realize Truth Ic	Eu	1 Adder	using	PAL		
	Truth To	able.		V		1	
4	-		Input		Du	thut	
		A	B	Cîn	Sum	Carry (cout)	
		0	0	0	0	0	-
•		0	0	1	1	0	
		0	1	0	1	O	
		0	1	1	0	1	
			0	0	1	.0.	
		1	0	1	ð	1	
		1	1	0	D	1	
1947 N		0.1. 60200			C		






classmate Date Flip Flops "Scient out park 1 SR flip flop - Positivi edge trugger a, Logic diagram 5 8 dh_ ē R R symbol b, dogic symbol / IEE 9 5 uh Q R c, Truth Jable Uh gn+1 5 R 1 0 0 On NC 1.1.7 tui lie 1 0 1 0 Ruit Set 1 1 0 1 1 2 Illigal 1 ï d, Jiming diaguam dh 5 -1 R 8

					Classmate Stage
e.	1 hours	viustic ti	- bl •	ni e orelestere Th	
	10 min mill		avu	dilin animara	
	Qn	5	B	Qn+1	
a la companya da companya d	0	0	0	0	
	0	0	1	0	MILLION AND AND A
	0	1	0	1	· · · · · ·
	0	1	1	X	
	1	0	0	1	
	1	0	1	0	
	1	1	0	1	
	1	l	1	×	
	1			Contract Contract	
b1	thanart	vristic e	quartion	٨	
	the second s		V		
	9, 7	R 00 01	11	10	
	0	0 0		1	
,	11	D 0	$ \times $		·
	-	0	-		a test and a star
		yn+	1= 5-	+QnR'	
9,	Exitat	on tabli		-	
0'	Church				h, Logic annut
1	- gr	Qn+1	5	R 5	
2	0	0	0	0	The day of
	-		0	1 dh	
	0		1	0	
1	1	D	0	R	Do-Do-o
	1	J	0	0	
				0	
<u></u>	Qn	gnii	5	IP	
	0	0	0	R	
-	farmer		1	X O	
	0	-	. 0		The second s
	1	0	Contraction of the second		
Charles I.			X	0	

chesmate JK flip flop -(positive edge trigger) 1. dogie diagnom J S 歿 Uk. 0 R K 2 dogie rymbol / IEEE Symbol 9 T UK Q ĥ 3 Truth table gnal K Uk T Qn NC 0 0 1 Huset 0 D 1 1 set 1 1 U togge 1 1 1 4 Timing diagrom Uh T K Q 1

Scanned by CamScanner

classmate Date Paten 5 Characteristic table / Next state table 1411 B.C.C. gn+1 Qn J ĥ 0 0 0 0 -0 0 I Ũ 0 0 ł 0 ł 0 0 0 ł 0 1 1 0 ł 0 1 ł Characteristic equation 6. JHIT g. 56 Jh JK Ū 0 (1 D In 0 0 Qn 1 $Q_{n+1} = \overline{Q} J + Q_n K = \overline{Q}_n J + Q_n K$ Exitation table 7 Qn+ 9 J h 0 0 0 0 1 0 0 0 1 1 0 1 0 1 D 0 0 ł



Say Strict . Sec. Implimat SR master stars flip thep using two SR latches and go 5 52 8 51 P 5 lave ak Do Master R R1 RI P' R hore, marter-regative edge tengger Man - positive edge bogger Timing diagram UK uk' 5 R P 9 Note -> Qn+1 or Q+ is next state On or Q is a morriand state >

classmate Date D Flip Flop (D-Data) - Whatuer uput is given at 1 Logic cliagrom Ne same is quarlable of D du bulpul. DH 9 5 g R Do symbol 2 IEEE DI D 9 Q lel ah 9 B nigative edge triggoud positive edge truggrud 3. Truth Jable 9n+1 Uk D 0 1 0 1 1 1 tharactoristic / Next state table 4 gn+1 gn D 0 0 0 1 0 0 0 ŀ 1 1

classeries 5. Manachristic equation 00 Qn) Qn+1= D 1 0 D I. 0 1 8 Kogic u navi t table 6 Excitation Qn+1 D Qn D 0 0 0 Uh 1 0 1 D 0 i positive edge - hising edge 7. Tinning diagram UK D 9 timing diagram (falling edge er negative edge) UK D 8 1

Scanned by CamScanner

classmate. Onte T Flip Flop [Toggle] 1 Kogic diagram 14.1 Τ-5 0 P Q 2. IEEE rymbol Τ-Q 8 T uh uk -Q Q +ve edge auggored edge Auggined - 11 3. Truth Jable Qn+1 T Uls 9 n (No change) 9 n (Toggei) D T 1 ۱ Marautristic equation 4 9. Ŧ Т Quilight + QnT - QnT + QnT 0 q. 0 T 0 qn Manadoristic table 5 Qn+1 Qn 0 0 0 0 1 Ľ 0 I D 1 1

classmate Date Dan 6. Excitation table . Т gn Qn+1 0 0 0 0 I 0 1 0 1 1 7. Jinning diagram [+vé or nising medge] ŝ, Uk ٦ T t 1 8 ١ Ŋ -ve edge or falling edge UK wite All the alla T 4 0 Ì, 9 dogic vinavit dela A man 110 Q dh a


Scanned by CamScanner

CLASSMALE Timing diagram with propogation delay (tp) Propogation delay of a flip flop is the time between the article edge of the clock and the numbing whenge in the output If the flipplop input dranges at the same time as the railine edge, the behavioren is unpudictable. lonsider the timing issues associated with the D flip flop > Bitup time (t_su) -The amount of time that D'munt be stable before the ractive edge > flold time (th)-The amount of time the D must hold the same natur after the article edge Jining diagram -UK. 14 5-> 14-tn->1 tp Ē (D should not change during the Higger of the clock picke

classmate Date Page Determination of Minimum Mork Period a, Simple flip-flop unuit 8 D Do-Moch-Flip flop delay = 5n5 not gat delay = 2ns withop time ? 3ns b, i astrup within is not satisfied i, llock puriod is 9 ns - setup time elk - 3n5 . . D 505 + 205-+ ilork dilay asetup time is not satisfied Mork puriod is ri, lons minimum clock pution <--3n5-> dk = arunt delays setup time D <- 5n5+2n5minimum dock pured = Q setup time is natisfied with

Scanned by CamScanner

finding the rest state - characteristic table finding the reput - mutahon callogenete lonuursion of flip flops. 1 SR Rip Rop to D flip flop Manarthristic table (D) & cautation table for (SR) R Qn gn+1 S D 0 0 0 0 X ŧ 0 1 0 0 0 ł 0 ł Í 1 I 0 X K-map D 5-00 R-1 Sh 0 1 0 0 0 0 0 0 X t ۱ R = D 5= D dogic diagram q 5 D 9 R dogic riturit 5 D Ð Q Uk R




classmate Date Page 3 lonwort JK thep flop to T thip flop 9n+1 gn T K X J 0 0 0 0 0 1 1 Х I 0 1 Х 0 1 1 0 Х 1 K-map J-goto K- gr ۱ ł 0 X 0 0 T X 0 1 0 X х K = T J = 7 logic diagnam Q T J uh K 0, Consunt SRflip flop to T flip flop 4 5 R Qn+1 Qn T X 0 0 0 0 0 1 1 ۱ 0 Q X 0 j. 1 0 1 0 1 I K-map 5-99 R > qn 1 Ø D X 0 (I) 0 D (1) 0 0 X R= QnT 5 = QnT

H.L.


	Classinate Dote Pope
Vogic diagram	
$T - Qk - R = \overline{Q},$ $Qn - D - R = \overline{Q},$	
	 d generation

	Page No .
	Latches and Flip-Flops
	and the second water of the liter of the second of the sec
->	Sequential circuits have the property that the output
18.12	depends not only on the present input but also on
	the past sequence of inputs.
-	In effect, these circuits must be able to "remember"
	something about the past history of the inputs in
	Order to produce the present output.
->	Latches and flip-flops are commonly used menory
	devices in seguential circuits
~>	Each of the flip-flops has a clock input, and the
	flip-flops can only change state in response to a
	dock pulse.
1-1-1	manufactor and another and and and the land
\Rightarrow	RS Flip-Flops NOR
	NAND
\rightarrow	A flip-fip is a bistable electronic circuit that has two
	state states
<u>د ا</u>	Any device or circuit that has two stable states is
	said to be bistable
	One of the easiest ways to construct a flip-Hop is
and the start	to connect two inverters in a series- The line connecting
	the output of inverter B (INVB) back to the input
	of inverter A (INVA) is referred to as the feedback line





2 NOR-Gate Latch Page No . The basic flip-flop can be improved by replacing the Inverters with either NAND or NOR gates. Two 2-Input NOR gates are connicted to form a flip-flep. -> NOR - gate flip-flop. VeEQ VL NORA V_3 S

	NORA NORB
	$V_3 \equiv \overline{Q}$
	(a) NORB
	(ь)
	The flip-flop actually has two outputs, defined in
	more general terms as Q and Q. It should be clear
	that regardles of the value of Q, its complement is Q.
	There are two inputs to the flip-flop defined as R and S.
	The input/output possibilities for this RS flip-flop
	are unnarized in the truth table.
	3
->	TRUTH TABLE LOS O NOD-OOK RS Him-Hol




	RS flip-flop	
3	S Q	
	Ra	2000
	Logic symbol	
	Tening Diagram for S-R hatch	







			6		
	(c)	R	S	Q	
		0	0	Last state	
		0	1	1	
		1	0	0	
		1	1	? (Forbidden)	
=>	Gated Flip - F	lofs.	1.5.25		
\Rightarrow	clocked RS	Flip-1	=lehi.		
->	The addition	11 - 10	NK OT	D gate at th	r R and S

	inputs will result in a flip-flop that can be
	envled or disabled.
->	When the ENABLE input is low, The AND gave
	output must both be low and changes in neither
	R nor S will have any effect on the flip - flop
	output Q. The latch is said to be disabled.
	when the ENABLE input is high, information at
	the R and S input will be transmitted directly to the
	outputs. The latch is said to be enabled. The
	output will change in response to input changes
	as long as the ENABLE is high. when the ENABLE
	input goes low, the output will retain.







(b) Symbol and truth table




	Input wardorm R, S, EN applied to a clocked RS flip-flop.
	Time t_1 te t_3 ty t_5 to t_7 to
	EN
	S O
LARA A	
=>	D-Flip-Flops (D-Data). The action of the second second
the market	The action of the circuit is draightforward. When EN is low, both AND gates are disabled;
A Martin Contraction	therefore, D'can change value without affecting the value of Q.
->	When EN is high, both AND gars are enabled. In this case, Qui is forced to equal the value of D.
-	when EN again goes low, Q rutains or stores the last value of D.
	A D Flip-Flep.







⇒ Edge - Triggered Flip-Flep.
→ The flip-flep output changes only in response to the clock, not to a change in i/p.
→ Tf the output can change in response to a 0 to 1 transition on the clock input, we say that the flip-flep is triggered on the sising edge (or positive edge) of the clock.
- If the output can change in surponse to a 1 to 0 transition on the clock input, we say that the positive edge) of the clock.
- If the output can change in surponse to a 1 to 0 transition on the clock input, we say that the flip-flep is triggered on the falling edge (or negative




	Page No. Date
	Latches and Flip Flops
	The training of the second of the state of the second
-	Types of Elip Flops
1	SR FF
2.	JK FF 11 - Logk diagram
3	D FF J I EEE Symbol Logic ymbol
4	T FF Truth Table
	> Tening diagram
E	-> Characteristic table
	-> characteristic egn.
-	-> Excitation table







-0 S Mar III CIK--0 3 R iii) Truth Table. Qn+1 CLK S R Qn NC 0 Reset 0 n Set n Not and so of Illegal. 1.0





			Page No . Date			
Vichanacturistic table.						
Qn	S	R	Qn+1 mining			
0	0	0	0			
0	0	- 1	0 -			
0	. 1	0	1			
0	1	1	X			
1	0	0	1			
1	0	1 1	0 .			
1	1	0	1			
1	1	1	X			

Sec. and vif characteristic eqn: - 40 Aleren Qn SR 00 01 11 10 0 D X 0 1-X 0 0.10 Qn+1 = St OnR :) 1 vil Excitation table. and to a QnH S R Qn











			11	
6	4. 	X.	11 M	
			the second s	
		and a star	1	
	<u></u>		1	
			Ì.	
		9		
	1			
	1			
1	1		1-1	
	1			
1	1			
1	1			0
1	,			
-		ę		
		1	12	

Notchilden Hundling of States 1 - Addition - States Sec. 3 on On => aurrent State. Q Qt on Qn+1 => Next State. Characteristic table also could as next state R. table. All Flip Flop have been designed using basic 3. SR lath. Positive edge on rusing edge. Negative edge on failing edge 4







Ρ,	1			and interest	a stringer	in the second second		t in the second
				1		1		. li
	1	the second	i in the second s		No. 1	-	- Tayran I.	13
	1			1 1				A

a state of the second of the


and the second second



⇒ D Elip Elep: D-Data 1) Logic diagram. what is stored a fight with the start of a S Q CLK Q R the second ×... 2) IEEE symbol / Logic. The sector of the sector sector sector is the sector of the D Q 0 Clk 0 0 Positive edge traggened. Negative edge triggered





man a lite a lite Q 10000 1 1 h 1 h 1 h 1 h 5) Characterestic/Next State table. and an e Qn+1 Qn D 0 0 00 0 best west him 63 characteristic equation. D 3 Qn 0 0 O 1 5 6 1 g a ga fela April 19 1 19 19 $Q_{n+1} = D$. 1.00 A. Oak Correct 15 - S - S




			(20)		Page		
	1.4)	characteris	Hic bab	le.	8) Ex	itation	Fable
		gn T	gnti		dn	Qnti	T
- K		10.00	0	14.5	0	0	0
		0 1 1			0	1	1
	1		1		1	0	1
			0		Ľ1	1 in	0
	6)	characterist	ic cqui	ation		7	
			2.2				

an -







----The second se 140.14 Start Hand Street - Mar -Mi at your 2 a Lat 11 a Page No.2 - 4 1.00 10.00 ETI - CT. 2. JK FF to TFF 0.742 the second and the work. 24 1.0 TFTto any and the second On Qn+1 Tat K J 2.4 5. A. Tag - . 3 0 0 0 100 0 X w.Br 0 1 X 13.1 71-3 1 0 1 × o 3 2.1 X D 1 ~ 2 12 K-map. 26 2500 ×. ÷., - F. an To 1 TO




to SR Page No . T 10 D. to JK FF SR F 3 (Second 04: Qnti S Qn 14 0 0 \mathbf{O} Y 0 O 0 0 OO 0 0 0 Х 6 Ser. 0 1 spring 1 al (8) \times 0




CT ET FF FF 10 = On Onti 0 0 K-Map D Qn 0 -1-0 0 140 $T = DO_n + DO_n$ = $O_n \oplus D$ Rented of the second second second




1. 1




Page No . Timing diagram with propagation delay(tp) > Propagation delay of a flip flop is the time between the active edge of the dock and the resulting change in the output. - If the flep-flop input changes at the same time as the active edge, the behaviour is unpredictable. Comeder the timing issues associated with the D-Hip Hop. - Betup time (tse) The amount of time D'must be stable lefor the active edge. -> Hold time(th) The amount of time the D must hold the same value after the active edge. Timing diagram. Cik.







Flip flop delay = 5ns not gate dulay = 2ns Setup time = 3ns. Setup time is not satisfied. b Clack period is 9ns. Setup time. Clk. -3ns=




1754 T125 6 and a clock puried is 20 ns iis -3ns-CIK <-- 5ns+2ns-2 Setup time is satisfied with minimum clock period.




	29 : "I Page No. Date
	Flip-Flops with Additional Inputs. Preset and
-7	Light with standing dear
->	Elep-Hops often have additional inputs which
	can be used to set the flip-flops to an initial
	State independent of the clock.
	Figure shows a D flip-flop with clean and preset
	enpurs. The small circles Centersion symbols) on these
	input indicate that a logic O (rather than a 1)
	is required to dear or set the flip-flop.
	We will use the notation CIN or Pren to indicate
	active-low clear and preset enputs- Thus, a logic
	O applied to CIN Will reset the flip-flop to
	Q=0, and a 0 applied to PreN will set the
	flip-flop to Q=1. These inputs override the clock
	and Denputs.
	driv and Pren are often referred to as
9	aynchronous dear and preset input lecaue
1	their operation does not depend on the clock
~>	The table summarizes the flip-flop operation.
	And the state of t
chi 7	D Elep-Flop with Clear and Preset.
1007	a Martin will martine attain and and and and and






CLK	3.3				1 1 1	1 - 1 -
	-				The second se	e 10
D			-	DIAN		
1	1	1		1	1	Sa. Al
CLYN	1	.				19 10 10 10 10 10 10 10 10 10 10 10 10 10
PreN	1				Tat	LI E A L
Q					E.	
	ti i	42		23	24	7 4


1.1




Page No . 31 (a) SR Elip-Elop. S. Alles Excitation table Onti On R 1.0 X \square 0 0 0 ٠.




127 mg - 4 32 Page No . 1.7-74 Date D Flip-Flop. Ec) Excitation Table. Qn+1 On 0 \cap D 0 D=10 D=1 D=0. (1)D=0 T Flip-Flop. (d) Excitation Table. Q_{n+1} Qn 0 \cap O0 23







Tt is used to model a digital system at many level of abstraction tranging from the algorithmic level to the gate level Features of VHDL 1 In VHDL, "Simulation of logic operation & timing likhaviour of a design is possible. 2 It is a case insensitive language... 3 It has powerful constructs, here—the designs may be decomposed hierarchially. 4 Each design element has a well defined interface Unful for connecting it to other elements. 5 Each design element has a precised behavioural



		B		Page No , Date	
	Structure e design Unit	VHDL mor	del [Relati	onship of VHDL	
	U	Listing and in the state of the	ANI IN A USU	ATHERI LOVAL	
		Package	ļ		
		Entity			
		Architecture		Idin V i	1
1711 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	uti anasti	Process	1 12	12 Million Mart	
			i ir		

Configuration The components of VHDL: 1 Package 2 Entity 3 Aschitecture 4 Configuration - Entity & architecture blaces are compulsorily required - Package & Configuration blacks are optional






	Variable "
	Site "
	END package-name;
	The items declared in the package declaration can
	le allessed by other design units by win
-	library and use danses.
~	package body
	It contains the details of a package, i.e., the behaviour
	of the subprograms of the values of the differed
Strat 1	constants which are declared in a package
	declaration.
20-58 8 18 1	Suntar

Syntais: package body package-name is Subprogram bodies complure constant deflarations end package-name; Name of the package must be same as the name of its corresponding package declaration.


	Page No. Date
=	Entity
->	It gives the specification of input/output signals
	to external circuitin. An entity is moduled using
	an entity declaration and at least one architecture
	hody with a start with the solution of the
	Entity gives interfacing between device and the
	other perceptierals
	All a lower must flow into and out of the
	entry through the ports Each port must contain
	name, data flow derection and type.
T!	name, data provi aurausia 101
	Syntasc:
1. 142 N	entit entity-name is
	port (signal_names: mode signal_type;
111.0	Signal_names: mode signal_zype;
	i hard hard the
	signal_namet: mode signal_type);
	end entity-namey;
	in any-range and the set of the set
	The following section describes the different elements
	of entity declaration:
1	entity-name: It is an identifier selected by the user


	to name the entity.
2	Signal-names: It is a list of user selected identifiers
	to name external interface signals.
3	mode: The parts can be declared in four types which
	specify the signal direction.
	in: This mode is used for a signal that is an input
	to an entity (value is read not written).
jí	out: It is used for a signal that is an output
	from an entity. The value of such a signal can not




or rulationship between inputs and outputs.
Tt is the actual discription of the design.
An architecture constits of two portions: architecture declaration and architecture body.
An architecture body specifies the internal details of an entity.
As a set of concurrent assignment statements (to ruprusent dataflaw)

		6	Progre No.
:	As a set of	interconneted	components (to represent
	structure)		narithe and the low of
A.	-	t lehaviour)	ignment statement
•			ove three
			Lotte 1 - Alt - America -
	Syntax:	auchetechine han	ne of entity-name is
	begin		







semicolon (;). 2. The language if car insencitive i.e., the uppercase and lowercase letters are considered as some 3. The name should start with an alphabet letter and can include the special character underscore (_). 4. The name of the ports must be followed by a colon (:). 5. The architecture body starts with the predifiered word begin, followed by statements that detail the relationship between the outputs and inputs 6. The comment should begin with two hyphens(--). 7. Leaving the blank spaces between two words or at




Page No . З The statement in VHDL anchitecture. Concurrent statements (docreases milientely) > -These are used outside a process, but within an architecture. It is a short hand way to write a process. It is equivalent to a process containing one statement. BC: C < = A and B; E <= C or D; & Sequential statements. describes the







D<= A and B after Rns; E<= not A after Ins; F<= Aor C after 3ns; => Conditional signal assignment statement: Syntax: signal_name <= expression 1 when condition 1 else expression 2 when condition ? else expression No




Examples: 102 to 1 MUX. A AND THE STATE OF A DECKNER L Y= A'I. + AI1 a de la d The standing of the second state of the second state Stree -Normal VHDL statement: F<= (not A and I.) or (A and I.); STATE STATES STATES THE STATES AND A STATES Conditional signal assignment statement.




气"。张书 1 Arm Vol 1983 . 1 and weight t Page No . - - +1 11 1.784.620 Date I make who . 54. Note: F<= Io when A= '0' and B = '0' 07 part that the de F<= Io when AZB="00". Selected signal assignment Syntax: sussented With Convert " With expression_s select Signal_name <= expression 1 when choice 19 eschriekson R when choice 29




STAN THE REPORT with sel select $F \leq I_0$ when "00", We fight to see 12 all T_1 when f01", I2 when "10" Ia when "11"; in there IN THE AND INTER LAND OF STREET




else B when D = 1? else C; -> Signals. Signal internal to a module are declared at the Start of an architecture before begin & can be used enly within that architecture. Note: A signal used within an architecture must be durand either in a port or in the declaration section of an architecture, but it cannot le declared in both the places: Syntax: sit = 0, 1the the works that the law,






	No. 1 3 The second s
Þ	Contant.
	These are declared at the start of an architecture
-	S can be used anywhere within that anchitecture.
	Syntax: in the side with side
-	constant constant_name: type_name [constant] [:= constant volue];
	- Alternation of the secondary such as a second
-	excure de la la materia de la tratad
	Constant a: integen: = 17;
	A traver is more thanks and the second is
	3 constant delay1: time:=5ns;
	Sit can be used in signal assignment statement
	$A \leq = Bafter delay 1;$




Page No . an enteger in the stange 1 to 2 positive an integer in the range 0 to 231natural floating point number in the range ercal -1.0E38 to +1.0E38 character any legal VHDL character including upper and lower case character, digit & special characters; each printable character must be enclored in ringle quotes. Eq. 'd' time an integer with units fr, ps, ns, us, mis, sec, min, hr.



It has an integer index with a range from 15 down to 0 & each eliment of the array of type bit. array object >> Signal DATA_WORD: SHORT_WORD; (DATA WORD) a signal average of 16 bits fit is initialized to zorou.

Page No . (15)2) Signal ALT_WORD : SHORT_WORD := "0101010101010101"; ALT-word is a signal away of 16 bits which is entialized to alternate zerois of ones 3) constant ONE_word : SHORT-word := (others => 1'); ONE-word is constant array of 16 bits, all bits are set to one - because none of the bits have been set Individually, in this case others applies to all of the bits. the first the set of freed of the the set Ne can reference indudual elements of the array by specifying an Index value. Ext AIT WORD (0): Accession the par sught bit. the can also specify a portion of the average by specifying an indusc range. of ALT-word. (5 downto 0) accesses the lower order 6 615 Multidimensional avery type matrix 4x3 is away (1 to 4, 1 to 3) of integer; signal matrix A: matrix 4x3':= ((1, 2, 3), (4, 5, 6), (7, 8, 9), (10, 11, 12)The signal matrix A, will be initialized to. the sector the statistics as a fight




Page No . 16 WI VHDL openators. WEARS BUILDEN A Pre defend VHDL operators can be grouped into 7 classes: FRANT FAIT IN THEFT Binary Logical operators and, or, nand, nor, xor, xnor. Relational operators mi-3 Shift operator sll, srl, sla, sra, rol, ror 1.191 4 Concatenation operators

	+, -, 4
5.	Unary sign operators.
· (311)	4, - stand with a loss the same same is a fill
6.	Multiplying operators.
	*, 1, mod, rem
7.	Miscellaneous operators.
	not, abs, **
1. 201	ALL LICO TO THE THE PARTY OF CONTRACT STATE TO THE
\Rightarrow	Openator précedence
>	Operators in class 7 have highest precedence & are
-12	applied first, followed by dars 6 then dars 5 &
	so on an it is a start of the s
	The class 1 have the lowest priority.


\rightarrow	Operators in the same class have the same
	precédence & are applied from left to right in
	an expression - left to right (L-R) associative
	Always parenthesis has the top most priority
404 M	and the manager in stands well in the stand of the stand


11

17 Relational opurators The are used to compare R expensions of return a value of FALSE on TRUE. The 2 expusions must be of same the-S size (=) Latter M. " . Ward . S. With the Free Equal & Not equal can le applied to any type ex: if A=5, B=4 and C=3. (A > = B) and (B < = c)TRUE and FALSEY apple south action of the first FALSE Note '=' is always relational operator but '<=' alle serves as an assignment operator COST AND A ST 3 Shift operators These are used to shift or notate a bit vector. Esc: consider a eight bit vector A equal to "10010101" i) sll - snift left logical filled with zero A sll 2 01010100 jilsrl - shift right logical filled with zero A srl 2. 00100101



Page No . 6 Virol - rotate left 10010101100 rol 3 10101100 vi)ror - rotate right 10010101 1.13 YOY 5 0101100 10101100 or stralling in the stand of the stand of the stand or adding operators oncatenation Same enc: A(7) & A(6) & A(7 downto 2) 1 \$ 0 \$ 100101 10100101 The 't' & '-' operators can be applied to integer or real numeric operands. The '&' operator can be used to concatenate two vectors. the harden water to hat the > IEEE Standard logic The IEEE Standard 1164 defens a std-logic type that has 9 values






We need to verify the VHDL code correctly implements the intended durgn, and second, we need to verify that the durgn meets its specifications.
→ The VHDL compiler, are cared an analyzer, first checks the VHDL compiler, are cared an analyzer, first checks the VHDL source code to see that it conforms to the lightax and semantic rules of VHDL.
→ The compiler are correct
→ The compiler are correct
→ If the VHDL code conforms to are of the sure, the compiler generates intermediate code which can be used by a simulator or by a synthesizer.
→ The VHDL intermediate code must be convexted to a form which can be used by the simulator. This step is


referred to as elaboration.
-> Ouring elaboration, ports are created for each instance of a component, memory storage is allocated for the required signals, the interconnections among the port eignals are specified, and a mechanism is established for executing the VHDL statements in the proper sequence.
-> After an initialization phase, the simulator entors the execution phase.
-> The simulator accepts simulation commands which

Page No . control the simulation of the digital report and specify the desired simulator output. -> After the VHDL code for a degetal system has been simulated to verify that it works correctly, the VHDL code can le synthesized to produce a list of required components and their Interconnections. - The synthesizer output can then be used to implement the digital system using specific hardware such as a CPLD or FPGA.


	Dete
	many set a manager a sig to separate a
=>	Modeling Styles
	There are three modeling techniques which can be
1	used for describing a circuit:
2	Gate level modeling / structural modeling. Dataflow modeling
3	Behavioral modeling.
	A circuit

A curait can be described in any one of the above techniques or by taking combination of them.
 ⇒ Structure of Dataflow Description
 → Dataflow describes how the circuit signals flow from the inputs to the outputs.
 → There are some concurrent statements which callow to describe in the circuit in terms of operations on signals and flow of signals in the circuit. When such concurrent statements are used in a program, the injut is called a 'dataflow durign'.







architecture adder of full-add is begin die tuitstich word die k Sum < = A xor B xor Cinj Cout <= (A and B) or (Cin and A) or (Cin and B); end adder;




	19125 201
	port (A, B, C, D, E: in bit;
Sec. 1	Y: out bit);
	end;
	anchitecture digital_ckt of AND_DR is
	Signal II, IP;
	begin
	St1: II < = A and B after 10ms; time 10ms indicates the propagation
	st 2: I2 < = C.and Dand E after 10ns; delay of gate and word after is
2	St 3: Y <= II Or IR after 20ns; used to sheafy propagation deby
	end digital-ckt;
(3)	Datapleu des cription of a half adder.
\sim	and and and and




classmate And Sugar and a part of a Date VHDL half adder description date at a fatter starting for 2.2 22.22 14 entity hay_adden is port A: in bit; and the second s 12 · · · · . 1 B: in bit; Sum: out bit; Cout: out bit); end half-adder; 1.2 TOLLEN MAN ANY MAN architecture adder of half-adder is






Input Output S Enbar X 0 0 D. 0 D VHDL code of a 2X1 multiplean library iece; use rece-std_logic_1164.all; entity mux RXI is port (Do, D1, S, Enbar: in std_logic;



16 Date Iz <= Do and I and Is after 10ns; In <= Di and S and Is after 1005; Y< = I3 or I4 after lons; end MUX; 4x1 multiplexer. 5 (a) Logic diagram D_o I4




A. 12 -21 100.00 1.0 5 50 classmate Date Page (b) Logic symbol CELLS LINE and the state of the D. A CALL MADE Marker P, 4×1 MUX > Y Sec. 1 1.00 25213 CITER . A 101 1.5212 (G)Cast Si & Erli Light a hand 14 221 SI Enhan La al- 10 - C 10 ... TO TE LY U Struct brus.


		······	which some a set of			Elle State 1 - 2
-			Input		Output	
	S	St. SL.	S.	Enbar	y y	in the second
		×	X	1	0	
	.22	0.0.0	1.0 1	0	Po port	Arrest and the second
		0	1	D	D.	1 de la contra de
P	L. 35.	1	1.0	O i	5.4	1 March 1 Land 1
	- rid	1410.1		0	P3	1 side a sure
				<u>ل</u> ي:		The second second
	VHDI	L code of	a 4x1			A 24 Martin
						bina in litte
	lem					n All Aller Barthanne Aller

entity murch x 1 is port (D: in std_logic - vector (3 downto 0); S, Enbar: in std_logic; Y: out std_logic); end murch X1; architecnire MUX of murch X1 is signal I1, I2, I3, I4, I5, Ic, I7: std_logic; begin -- Assume 10 nanoseconds propagation delay -- for all and, or, and not.

Date Ti <= not So after 10ns; I2 <= not SI after 10 ns; Iz <= not Enbar after 10ns; I4 <= Do and I1 and I2 and I3 after 10ns; Is <= Dr. and So and Iz and Iz after 10ns; IGC = D2 and SI and I1 and I3 after 10ns; Iz <= D3 and So and S1 and I3 after lons; Y<= I4 or Isor I6 or I7 apris 10ns; end MUX; - T - 12

	Structure of VHDL Behavioral Description.
1	The keyword in the behavioral description is
	process.
	Every behavioral description has to indude in the
	proces body.
->	The process (A, B) is a concurrent statement; so its
	execution is initiated by the occurrence of an
	event.
~	The ports A and B Included in the process (A, B)
11	statement is called sensitivity list.
	Any change in the state of any element of the
	sensitivity list is treated as an event





the second se	be	٩ĵ	n		
-----------------------------------------------------------------------------------------------------------------	----	----	---	--	--

Sum <= A xor Bafter 10 nS; -- signal-assignment statement 1 Cour <= A and B after 10 nS; -- signal-assignment statement 2 -- with 10 nanoseconds delays.

end adder;


LEVER LEVERAL


Low the LL - Signed - Late wert and

Gate Level Structural Description.

1 -1113 - 01

 In this VHPL description, the entity part is Dame as that of behavioral description. However, architecture part has two components: declaration and initantiation
 In declaration part all different components used in the system description are declared. For example, following description declared AND gate component







	II, I2 and D1.
	Links a know it and the start when it was a start
	VHDL hay-adder description
Ge	
	lebrary ieee;
	1.11e leee. Atd-looic-1164.all:
	entity xor2 is
	port (II, IR: in std-logic;
	OL: OUT Utd-logic);
	end xorz; Hussi Hussi And Hait
	architecture xor-gate of xorr is
	begin und and and and and and and and and and a
ale fort i	$O_i <= I_1 x \text{ or } I_2;$
	end xor-gate;

 $\begin{array}{c} \text{library iece;}\\ \text{Use iece.std_logic_1164-au;}\\ \text{entity and 2 is}\\ \text{port (I1, I2: in std_logic; 01: out std_logic);}\\ \text{erd and 2;}\\ \text{architecture. and gate of and 2 is}\\ \text{begin}\\ 01 <= I1 \text{ and } I2;\\ \text{erd and - gate;}\\ \end{array}$


classmate
(Date)
 Page
 library iece;
We rece std_logic_1164 all;
entity half-adder issue in manual mutations
port (A, B: in std-logic; in the tarreport
Sum, cout: out std-logic);
end half-adder;
architecture adder of half-adder es autorité bais
component xor 2. La marche in an 1 - 12 marche
port (Ji, Iz: in std-logic;
 01 : out std-legic);
end component;

e		1			
1 1	component and R	ACTY STOR	and the matrice white		
1	port (II, IR: in std.	logicia	Reptorner 1977		
	O1 : Dut std_	Logec:	and the first	2 basi	
	end component;	0			
	begin		LU DAL	it tites	
. 1	X1: xore port map (0	1, b, S);	1	and the	
8 9 H J .	A1: and 2 port map (Lught -	i suct	
	end adder;		1 . 1	Daro E	
	LELLAND BAT THEAT		5.5	E MILE	
\rightarrow	Structural description	of H-R	Bit Adden)	
		•	Lite f		
	4-Bit	Blnary 7	Ader. 1111	k v sal li	
		0		The relation	
	S ₃	Sz	S ₁	S	7






TH T 1	
	FAO: FullAddin port map (A(0), B(0), C;, C(1), S(0));
	FA1: Full Adder port map $(A(1), B(1), C(1), C(2), S(1));$
	FAR: Fuulder port map (A(R), B(R), C(R), C(R), S(R));
	FA3: FullAdder port map (A(3), B(3), C(3), 6, S(3))
	end Structure;
	the state of the second of the
	add list A B Co C Ci S -put these signals on the output lie
	Force A - Set the A input to 111
	force B 0001 - Set the B inputs to 0001
	force Ci 1 - set Gito 1.
	run 50 ns -run the simulation for 50ns.
	Low Gern marthe strate in the state and itself in the




classmate Module => Registers and Counters A register is a group of flip-flops that can be used to store a binary number. There mut le one flip-flop for each bit in the binary number. For example, a register used to store 8 bit binary number mut have 8 flip-flope. The flip-flops must be connected such that the binary number can be entered or shifted into the requirer & possibly shilted out. A group of the they

e	connected to provide either or both of these
	functions is called a shift register.
	Types of Shift registers:
1	Types of Shift negisters: Serial In Serial Out
10	Serial In Parallel Out
3	Panallel In Serial Out
4	Parallel In Parallel Out
costra	identical falling and the second with the second with the
	and the addition of the well and the
+s:a	SERIAL IN SERIAL OUT
14	the server and produced produced in the state of the
	Martine Marine in allowed with the
	. Consol state





Date stuk the Page PARALLEL IN SERIAL OUT MS.B Parallel -G pata Input i in he rededoted 1171-1 Serval 1. 10.18 11 13 64 183 1.88.2 data 8 bits owhere + + 12 Sin Strange B . Hereinger all - Calestille C. CAL THE HALLEY PRIMER THERE'S THE FIRST STATES STRA: Parallel in Parallel Out Parallel data inputs. It istan hallider differentiate transmitter MSB LSB. 1. 11 Ada Califie in intration A Hall Sale

A CONTRACTOR OF THE ALL AND AL
8 bits
MSB LSB
Parallel 100 (M. A) al 1000 10
owners.
the Charles To Manually Out
 The bits in a binary number can be moved from one
place to another in either of two wark.
The first method involves shifting the data one bit at a
time in a serial fashion, beginning with either the MSB or
LSB - This technique is referred as serial shifting.
The second method envolves shifting all the data lik





classmate Date_ Page 3) SISO) Continentinit SERIAL IN SERIAL OUT Design 4 bit SISO Shift Register wing JK flipflops Logic diagram 0010 S J R J 0 Serial Serial out







S Phase Margaria MELLE SPIT-=> Show how a number 0100 is entered serially in a shift register using state table. State table. 2130 Q RS SI Clock 1 3 8 Y 1 0 0 0 0 \cap













CLK	
SI	
	Q7 150
	Funces 1
So.	F clock pulsa.
	Q ₀
10M	Parallel In Panallel out Right Snift Register.
=)	
	Block diagram.
	Popollel put:



100 a contration of the Date____ Page. 8) Shift Register operation. march and the states in The second of Action Outputs Input Q_3^+ Q_2^+ Q_1^+ Q_0^+ SF 72 1 121-11 sh 6.925. NL 02 0 03 Q. Q, NC 0 Da DI Load Do 0 D3 1.1 Shift. Q3 Q1 SI Q1 × 1 Theater that Logic diagram. 2. 0. 0 02 0з










A circuit that cycles through a fixed sequence of states is called a counter. Johnson Counter definition: A shift register with inverted feedback is called a Johnson counter or a turested sing counter.


classmate 11 Applications of legislety Date of megister. Page APP counter of the prote mather alt NOLIYAL. Reng 0, D D 0, 03 B Q1 82 03 んだ CIK æ. 000(00) 1






shift sugister with non inverted feedback is called a ring counter. 4-bit D-flipplop register with data, load, dear I clock inputs. Q. Q. Q, CE: clockenable Q3 when 1900 is 1 it wood t Q. Q 0, D1 0, Pa P. Dati D D' D, D3 CE CE CE CE Clk 1900 CIrN







Register A = FF A1 & A2 Register B · FF B1 & B2 Register 0 = FF 01 + 2.

1. Ben Date Page compo 8-bit register with tristate output · 6777 En 07 02 01 08 PT AH DB DI Da - 1. - - -D. 1 2 Block diagram









In computer circuits, it is frequently desirable to
store one number in a register of flipflops


(caued an accumulator) and add a second number
to it, leaving the result stored in the accumulator.
Suppose that the number X=2co... xoxe is stored in
the accumulator then, the number Y= yn... yoy:
is applied to the full adder inputs, and after the
carry has propagated through the adders, the sum
of x and Y appears at the adder outputs.
An add signal (Ad) is used to load the adder






	18 Date									
	in Neoch state table									
	Qc	QB	QA	Oct	QBHI	QAH	TC	TB	TA.	
	0	0	0	1	0	0	1 .	0	0	
-	0	0	1	×	×	×	×	×	×	
-	0	1	0	0	1	1	0	0	1	
-	0	1	1	0	0	0	0	1.	1	
	1	0	0	1	1	1	0	1	1	
	1	0	1 1	X	×	×	×	X	×	
	1	1	0	X	×	×	×	×	×	
	1	1	1	0	1	0	1	0	1	
	t			1911. 1911.						


11 Timing diagram K-map. State Law QO QA Q QBOA OBOA QBOA QBOA 0 0 $\overline{\mathbb{Q}_{c}}$ 0 Ō X Qc QB $T_{c} = Q'_{0B} + Q_{0B}$ Q OBOA 1112 Oc QB QA QBQA QBQA QBQA $\overline{\mathbb{Q}}_{c}$ 0 11:42 0 X 118 0 × Qc 2 $T_{B} = Q_{C}Q_{A} + Q_{C}Q_{B}^{\prime}$ 120 OB QA Q QBQ4 QBQ4 QBQA QBQA Q 0 X Qc $T_A = Q_C + Q_B$




12 CIK Design an upcounter for given state diagram Wing D flip-flop. 2. $\approx \tilde{T}_{\rm c}^{-\frac{1}{2}} e^{\frac{1}{2} T}$ 1.20 O JE-00 11 0




Date____ Page _____ 20 iii Excitation table for D-Flip Flop. Qn+1 Qn D -0. ----1.500 ----Ο 0 0 0 int Next state table QA+1 QB+1 DA QB QA. To




			-		(21)					Date		-0
anga 1	y data seda				09	See						AL
	din -	1. 13	Ĩ.	4 - 2- A	y.				- skiltri	And the		
X		in so	2			6	Ú.					
1017	X	<u>7</u>		X.		2		1		7		
	1 75	31.0	Q.		- L		1	8			1	1
Y.	a cito	d.	1	G	- 1-		3	and the second se			J. I	
0	x I	1	2.	1	QB 9		1	DA	DA			
2.	2 2		2	3	e e					1		
1	0 2	6			ØB ()		L.	0p			1	
in the	×			1.2		1.1			1000			




Date Page_ 3: (22) Next state table ÖA+1 JB KB JA Kc KA. QCE JC OB+I OB QA. Qc X 1 X 0 × 0 0 0 0 × × x × X X X 0 1 0 × × 0 1 × D × 0 0 0 × × 0 × 0 0 1 x × 0 × 1 0 0 0 0 X × × × × X X × 1 0 X IX 1 × 0 0 0 × 0 0 XX X × × × × х X 1 K-Map contributed i finition Q8QA 90 Dg DROA DADA DADA DADA Oc DE DA DE DA DE DA DE DA Qc 0c X Q. 0 X 0 Oc Х D' Qc $K_c = Q_B$ JC= QA OFOR ABBO PADE DADE VADE DADE DROD DB QD OB QD OB QD 0c Oc X X X 0 X Oc × De X X × X \times De Oc KB= QA $T_B = 1$ DBBA AB DA Øc 080, 080, 080, JOG DEQ DEQ DEQ Qa Qa Oc X X Rc × 0 x Х Qc 1 0 X QCI X 0 De KA=10 $J_A = \overline{Q_C} \overline{Q_B}$






- parts 1.45 Durs Page ____ 1227 24 QBQA QBQA Q fearing: Oc Qe Qa Qe Qa Qaga, Qa Qa QBQA QBQ 900, 93 Q Dr. 0 Oc D 0 D × X × Q 0 0 0 0 1 - C an an e a A Sc= OA OBOC $R_c = Q_B + Q_c \overline{Q_A}$ 174 QBQA OBQA Q. Qc QB Q Q. Q. Q. Q. Q. Q. Q. A ght QODA 000 90,000 0c 0 Ōc 0 × 0 \times \cap X Q 0 C Qc 0 $S_{B} = Q_{C} \overline{Q_{B}} \overline{Q_{A}}$ RB=QCQB+QBQA 8.0 QBQA OBOA Qc De 200 Q20 030 0300 0000 000 000 000 000 000 000 0, De \bigcirc 0 \bigcirc 0-0 X \bigcirc Or 1 SA = Q QA +QQA RA= QA. 58 13 15:00 13 AG 4




- MODING Date Page Sequential parity checken is Block diagram or parity checker. Pavity Checken CLOCK A . Walter and




	Segur	hal 1	posity	che	chir	uir	19 T	FUPF
~			- 8 -4 					
~	T	2	- Z 1925	141	in the second se	11	- (- T.	
	F-P		G					
		Q						
				1.00			181	
9	× ·			a a 147				
				2				
				1				i i
Parity - No	d i'							
1	- Ta							

	> Even pavily >011100 > Even nor of 1's	
	Parity Generator Parity Checker	
	OPD 011000011 OPP-01100000	14
14 2)	01100010	
		i
	EVEN 01100000	
-	01100011	
	Alder True to the Marth	Lill
	Application of parity checken and ge	nerator.
18	An solution and the level of the second of t	
	-) one bit error detection in de	ata




	27 Date
*	A Sequential Parity Checker
	When binary data is transmitted or stored, an earna bit Ccalled a parity bit) is frequently
	added for purposes of error detection. For example, if data is being transmitted in
	groups of 7 bits, an eighth bit can be added to each group of 7 bits to make the total number
	of i's in each block of 8 bits an odd number. When the total number of 1 bits in the block (including the parity bit) is odd, we say that
	the parity is odd Alternately, the parity lit could be chosen such
	that the total number of i's in the block is even, in which case we would have even parity.
14. 14.	7 Data Bits Parity Bits 00000011
Larris .	
	and men of order one of the total the test
and de	The sector of th

The any usingle bit in the 8-bit word is changed from 0 to 1 or from 1 to 0, the parity is no longer add.
Thus, if any single bit error occurs in transmission of a word with odd parity, the presence of this error can be detected because the number of 1 bits in the word has been changed from add to even.




We will start the circuit in state So because solitally Zero i's have been received, and zero is an eiten number.
As indicated in the figure, if the circuit is in state So (even number of i's received) and X = 0 is greceived, the circuit must stay in So because the number of i's received is still even. However, if X = 1 is received, the circuit goes to state S₁ because the number of 1's received is then odd.
Similarly, if the circuit is in state S₁ (odd number of 1's received) a O input causes no state change, but a 1 causes a change to So because the number.



	R9
\Rightarrow	State Tables and Graphs during day and white
>	Rules The following method can be used to construct
100	the transition table: Determine the flip-flop input equations and the
2.	output equations from the circuit. Derive the next-state equation for each flip-flop
	from its input equations, using one of the following relations:


U


and the second second	
	$D \neq lip - \# o = D$
	D-CE flip-flop Q'= D.CE + Q.CE'
	$T flip - flop = T \oplus Q$.
	$S-R$ flip-flop $a^{\dagger} = S + R'a$.
	$J-k$ flip-flop $Q^{+}=JQ'+K'Q.$
з.	Plot a next - state map for each flip-flop.
	combine these maps to form the transition table.
	Such a transition table, which gives the next state
	of the flip-flops as a function of their present state
	and the circuit inputs 4 7 C=7
-	G 310 - G1 107 1




Date Page 1) The flip-flop input equations and output equation ane the second DB = X + A $Z = A \oplus B$ DA- X DB' EARLY LOOPANY -2) The next - state equations for the fip - flops are A LING THE A $A + = X \oplus B'$ B + = X + AH 1. F 3 21 15214.14 Per marth lean ber through the 3) The corresponding maps are

			×			G	X	C. Jak	1 - Elle	¥ 6.4 A
		AB	\ o	1 1 (AB AB	3 /		11	the state of the s
		01	j i	0	la La	· · ·	00	D	p. i.	417
		0	1 0	1	* 	2 1	01	0	1	191-18
		14	0	1	1112	L = 12	11	1	1. 1 .	1 A - 2 1
		10		0			10	1	1.	4 274
		Arr. H.	A	+	- A A D	New Sec	trið.	G G	st.	in toda state
	int .	e estadadet y	t t Cit still:	San G	UL BI	and on	GÉ È.	192.53	-1 t _5	CHERRICE III and
1.44	(a)	e 74 - 2	NI IN S	10.2	14	5				MANJE E. M.
		AL LORD	13.441	A ⁺ B ⁺	est Miles	5		ideal a s	ci 14	191 8
		AB	X = 0	Ŷ	X = 1	+ ZIN		THUN !	1 1 3	s and a second second
		00	10	-	01	0				
		01	00		11	1				Stater with
		11	01		11	0			, st (,) (stated as









		AB	X = (2 1		X=0) 1.		-1	
		00	00	01		0	L			
		01	01	11		1	0			
20. 21		11	11	00		0	1			
		10	10	01		0	1			
		1			Valda	- 1-A	Arto Lat	U.L.	1-1 1	3
		•		1	in a sure of the second	ar land tha a	-0.022.02	i i		
	CW			Next S	tak		Pres	ent or	tutte	
		Present Sta	te	X=0	1		X=	1.1.1	1	
		S.	5	S	S,		0	fei [1	
<u>x</u>		S,		S	S2		1		0	
		S ₂	J.T.	Seg 3	s.	1. 61	0	- R. P.	1	
		S3		S3	S,		0	1	1.	
		0	7				1.23	X		
			and the second			The second second	4		1	

Mealy State Graph.







		(34)			make	and the second se
Timing	diagram	for	Social	Adde	Mala Sa 198 -		
Clock .		T	martin Art		1 2 2 4 3 - 1 2 5 2 ° .	3	
				3111.4	The Transford American		-
xi				land inter	la pla	1	
		3 .					2
¥:		1					
1	li.	i i i	1			N	
Ci							
		e di	1 1 1 - 1		100		
Cott			1				
				most in the second s			

Si ANT CHINE TO GA 1000 0. 1 11 0 5 4 3 3 à di State Graph for Serial Adder. 0%,10,1% xiyi 98,02,19 11/0 9 -3 S1 So 0% can construct a state graph for the serial adder. We 0

	The serial adder is a Mealy machine with enputs xi
	and yi and output Si.
	The two states represent a carry (ci) of 0 and 1,
	respectively.
	From the table, ci is the present state of the sequential
	circuit, and Ci+2 is the next state.
	The Connect) and Will = 11 the outhout
	is Si = 0 and the next state is S1. This is indicated by the annow going from state So to S1.
	Lo si = 0 and the next State is to State
	by the aschow going from sice to a start
in fr	



	1	5				and the second se		
				output	3.			
								3
Truth table.								
fruin rubic.								
Negative			Antal.	State	6.33	anat	L'E E E E E E	
Negative Clock							^V -	- freedor
tranitions	С	В	A	count	-			
	0	0	0	0				
a	0	0	1	1				
	0	1	, O S	1 2	7	4		
C	0	1	1	3				
	1	0	· •	1 2.3	-			3



				-					1941 - 1943 1	
			(36)			R	Date Page	ate (3
Waveforms		h 1						44.000	and the second sec	1
					And Constant (197	() (M (M) (M) (M) (M) (
				47	Les is	i tCa	1 1 1 1 1 1 1 1	C. SALERS	C. 17 4	
Time	a	Ь	C	d	e	f	8	ht	i j	
	ł	1	ł	1	J	1	Ţ	ł,		
Clock.									-	
	TIL		1			ja 7	Ł	1		
A		-					h -	-		
			j		- 1	3				
B	1				1 et					

112

	B		in the second se			
	184 - 19 19 - 19	41 10000	1		1 1	
	С					
*		1	1	i.	SCALEN SERVET 3	1
\rightarrow	Aunchan	nous Down co	1044	I	Same A 7	
	Visynarolon	nuus vuum us	unrons			
	1 Vee	4	4. Q	3	ang fain get	
	+ Vcc	1			eteres	
			1 1 1	11		
		TAT	JB		J C J	
	FIR				-0	
	Clock	KA	K B		K T	
		KICH	The o			



eran de					Date
v 88 ⁵ v		37)	Page	
Truth	Table.				
Count	С	В	A		
7	1	1	1		
6	1	1	0		
5	1	O	1		1
4	1	0	0		
3	0	1	1		
R	0	1	0		

1	0	0	1							
0	0	0	0						1	
7	1	L	1							(
										-
Timing	diama	m/w	avelo	ims.						
	ungus									
Time	a	Ь	С	. d	e	f	9	h	í,	~
Count	ł	ł	J		ł	ł	ł	ł	1	
clock.										
A										
				and the second s						

