

**BMS** 

INSTITUTE OF TECHNOLOGY AND MANAGEMENT

Avalahalli, Doddaballapur Main Road, Bengaluru – 560064

**DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING** 

## DIGITAL SYSTEM DESIGN 18EC34

### **STUDY MATERIAL**

## **III SEMESTER**



#### **BMS** INSTITUTE OF TECHNOLOGY AND MANAGEMENT YELAHANKA – BANGALORE - 64

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### **COURSE DESIGN SHEET**

Semester: IVECE	Course: DIGITAL SYSTEM DESIGN	Subject Code: 18EC34
Academic Year:	Course coordinator: HVR	SIE Marks:40
2020-21 Odd Sem	Course handled by: Dr.CSM,HVR, AGH	CIE Marks:60
	No. of Lecture hours /week: 4	Total no. of Lecture:40 hours

#### **COURSE OUTCOMES :**

CO1	Apply the knowledge of simplification technique to solve digital logic circuits
CO2	Analyze and Solve circuits based upon digital logic.
CO3 Design simple applications using digital circuits.	

#### **CO-PO-PSO Matrix:**

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	<b>PO10</b>	<b>PO11</b>	<b>PO12</b>	PSO1	PSO2
CO1	3												2	
CO2		3											2	
CO3			3										2	
Cii	3	3	3										2	

#### **JUSTIFICATION FOR CO-PO MAPPING:**

**CO1:** The Knowledge of Boolean Algebra is required to simplify digital circuits, hence the correlation of CO1 to PO1 is high.

**CO2:** Students should analyze and solve for the output in combinational and sequential circuits, hence the correlation of CO2 to PO2 is high.

**CO3:** Students should design simple applications/system using digital circuits, hence the correlation of CO3 to PO3 is high.

#### ASSESSMENT METHODS/TOOLS

MODULES	DELIVERY METHOD	ASSESMNENT METHOD	CO ATTAINMENT	EVALUATION TOOLS
Principles of	Online Class-	DIRECT-	COl	I-INTERNAL TEST
combinational	PPTs and	INTERNAL TEST		PAPER
logic	Videos			
Analysis and	Online Class-	DIRECT-	CO1,2	I-INTERNAL TEST
design of	PPTs and	INTERNAL TEST		PAPER
combinational	Demonstration			
logic	of circuits			
	using			
	MULTISIM			
Flip-Flops and its	Online Class-	DIRECT-	CO1,2	II-INTERNAL
Applications	PPTs and	INTERNAL TEST		TEST PAPER
	Videos			
Sequential Circuit	LECTURE	DIRECT-	CO1,2,3	III -INTERNAL
Design	CLASS	INTERNALS		TEST PAPER
Applications of	LECTURE	DIRECT-	CO1,2,3	III-INTERNAL
<b>Digital Circuits</b>	CLASS	INTERNALS		TEST PAPER

SL.NO	Tools	ASSESSMENT Marks	COS MAPPED
1	Assignment-Module3&5	5 Marks	CO2,3
2	Quiz-Module1,2,4	5 Marks	CO1,2,3
3	Internal Assessment	30 Marks	CO1,2,3

#### CO TARGET AND ATTAINMENT FOR PREVIOUS ACADEMIC YEAR AND **ACTION PLAN FOR THIS ACADEMIC YEAR**

	Target	Attainment	Action Plan
CO1	2.1	1.8	<ul> <li>More Problems to be solved to make the students to analyse the problem</li> <li>More Assignments on Design problems</li> </ul>
CO2	2.1	1.8	<ul> <li>to be given</li> <li>Frequently asked questions of previous year QPs to be solved to make the slow learners to clear the subject</li> </ul>
CO3	2.1	1.8	

COURSE CO-ORDINATOR PROGRAM CO-ORDINATOR

HOD

#### **CONTENT SHEET**

Module No	Name of the	Page No
	Module	
1	Principles of Combinational	1-89
	Logic	
2	Analysis and Design of	90-189
	Combinational Logic	
3	Flip Flops and its	190-223
	applications	
4	Sequential Circuit Design	224-242
5	Applications of Digital	243-328
	Circuit	

DIGITAL ELECTRONICS 1.1 MODULE 1: PRINCIPLES OF COMBINATION LOUSE · Definition of combinational logic · lanomical forme Generation of sneitching equations from Tenthlables. Kaamangh Maps (3,485 Valiables) . Incompletely specified functions . Simplifying Maxteon equations Quine Mcclustey minimization technique. Quine Mcchekery using dont care terme. Reduced Perime implicants Taldes. Loge allering that contain no making . La reite TIL ECE

DEFINITION OF COMBINATIONAL LOGIC.

combinational logic deals with the techniques of combining the basic gates into circuits that perform some desired function. Ex: Addeus, Subtractore, Decoders, Emodere, Multiplieus, Divideus, Display drivers and Keyboard Encoders 35

Loyic circuit without feedback from output to the input, constructed from a functionally complete yate set, are said to be combinational.

- Loyic circuite that contain no memory are combinational. COMBINATIONAL LOGIC MODEL.




Fig 1.1 - COMBINATIONAL LOGIC MODEL

- Let X be the Set of all input valiables E no, x, ... xn & and Y be the set of all -output Variables Stort, .... Ym} The combinational function <u>F</u>, operates On the input variable set X, to produce the output variable set Y.

Output Variables Yo through Ym are not fed chack to the Enput. The output is delated to Enput as

1.2

The Julationship between the input and output variables can be expressed in equations, logic diagrame or touthtables. - A teurth table specifier the input conditions under which the ops are thue or false (1020). - Sneitching equations are then denired from the touth tables and realized using gates. PROBLEM STATEMENTS TO TRUTH TABLE Before any combinational logic system can be designed it must be defined. Peroper statement of a problem is the most impostant pært of any digital delign task. Once concertly and clearly stated, any problem can be converted to the necessary logic for implementation.

1.3 GENERAL LOGIC DESIGN SEQUENCE Fig 1.2 illustorates the sequence of design tasks in a general way. Phoblem > Truth table Switching + Equations Statement Weitten 3 Built 6 Dearon 5 Equations Fig 1.2 . GENERAL LOGIC DESIGN SEQUENCE 1. First task is to define the Peroblem to ube solved. 2. The problem is then reversitten in the form of a territh table. 3,4,5. From the tenth latte, the Sweitching cquations can be weitten and simplified and the logic diagram drawn. 6. The logic diagram can be realized using any of the three main digital integrated circuit families.

TTL - Transistor - Transistor Logic, ECL - Emitter coupled logic or CMOS - complementary Metal-oxide Silicon.

Plaitical applications reaching come in a preparkaged teuthlable, heady for logic design.

Truthtables must be constructed from verbal problem desceriptions.

Ex 19 6, 7, 8, 91. Sint

. DERIVING SWITCHING EQUATIONS.

Boolean Equations can be directly derived from a touth take of from the logic bragram.

- Likeneise a touthtake of logic diagram Can be constructed from the Bodean Equations.
  - Each input variable group that produces a logical 1 in a truthtable output column can form a term in a Boolean Switching equation.

For Example, in the following touth latte, the output variable M2 is a 1 in four cases.

S3 S2 S1 M4 M3 M2 M1 0 0 0 0 0 0 0 001100 1 0 1 0 1 0 1 0 0 1 1 1 0 0 1 1001100 1011001 1101110 1001 111

253', 52', 5, 3 , S, 52, 5, 9, 8, 9 , 853, 52, 5, 3 and 353,52, 519.

- The remaining input variable combinations cause output M, tobe a logical O.
- A boolean equation can be werttenthat defines all the conditione under which output M, is a logical 1.
  - Each term in the equation is formed by ANDing the input variables. Each AND term is then ORed with the other AND terms to complete the output Boolean equation.
  - For M, , the boolean equation would be written as

 $M_{1} = S_{3}' S_{2}' S_{1} + S_{3}' S_{2} S_{1} + S_{3} S_{2}' S_{1} + S_{3} S_{2} S_{1} + S_{3} S_{2} S_{1}$ 

Each AND texan (Puoduct texa). identifies one input condition where. the output is a 1.

DEFINITIONS

". <u>LITERAL</u>: A Literal is a Boolean Variable Or its complement. Ros instance, let X be a binary variable, then both X and X' would be literals.

AND THE TOTAL

- ·2. <u>PRODUCT TERM</u>: A Peroduct term is a literal Or the logical product (AND) of multiple literals.
- Pos instance, let X, Y and Z be the binary Variables. Then a representative product term could be X, XY, XYZ or X'YZ etc.... .3. <u>SOM TERM</u>: A sum is a literal or the logical OR of multiple literals. Let X,Y and Z be the binary variables. Then a representative sum term could be X, X'+Y, or X+Y'+z' etc...
- .4. <u>Sum of PRODUCTS</u>: A sum of Products (SOP) is the logical or of multiple product terms. Each product term is the AND of binary biterals. For ex: XY' + X'+YZ + XY'z' is a SOP Expression.

:5. PRODUCT OF SUMS: A Product of SOMS (Pos) is the logical AND of multiple or terms Each sum term is the or of binary. litelials. For ex: (X+y')(x+y+z')(y'+z') is a Pos expression. = 6. MANTERM: A Minterm is a special case product (AND) term. A mintern is a product, that contains all of the input Variables (each literal no more than once) that make up a boolean expression .T. MAXTERM: A maxtern is a special case SUM (OR) term. A maxtern is a Sum term that contains all of the input variable ( each literal no more than once) that make up a boolean cupression. -8. CANONICAL SUM OF PRODUCTS: A conomical sum of products is a complete set of minterine that defines when an

output variable le a logical 1.

Scanned with CamScanner<sup>10</sup>

Each minteum colleceponde to the none in the teuthlathe where the output function is 1 i.e., the SOP for the output M in the following table is M = a'bms + ab'ms + abms.

bm a S M 0 1 0 A 0 1 - à bms abms OIK Ð 0 abms 9. CANONICAL PRODUCT OF SUMS: A canonical product of sums is a complete set of maxteerne that defines when an output is a logical O.

Each maxtesum covresponds to a now in the tenthtable where the output is a D

#### Scanned with CamScanner<sup>11</sup>

1.9

i.e., the pos for the output Os in the following table is  $O_1 = (1 + (2 + (3))(c_1' + (2 + (3))(c_1' + (2 + (3)))(c_1' + (2 + (3 + (3)))(c_1' + (2 + (3)))(c_1' + (3 + (3)))(c_1$ \* (C'+C'+C')

- (G+G+3) 9 2 3 01 00000c0011c (c1+2+3) 000 010 1 (4+52+53)  $1 \leftarrow (G_{1} + G_{3} + G_{3}) + (G_{1} + G_{2} + G_{3})$ 011 0 E (C1+Ca+C3') (100 (101 0  $(c_{1}+c_{2}+c_{3})$ (110 0) (G1+5'+5') 111

The table 1.1 Shows the complete nature of minterins and maxterins.

- In Enpit valiable is completaenlet when it has value of the are writin minterine.
  - The Engent vaeuables ale complemented when they have a value 1, if we are writing masterine.

#### Scanned with CamScanner<sup>12</sup>

- Minterine represent output vaenable Is and masterins fignerent output Vaenables OS.

dower care m is used to denote a mintern and Upper care M is used to denote a maxtern.

The number subsceript indicates the derival value of the term.

aba	MINT	MINTERM		AXTERM
abc	TERM	DESIGNATION	TERM	DESIGNATION
000	a'b'c'	mo	(a+b+c)	Mo
001	abc	ma	(atbtc')	Mi
010	abc	mz	(a+5'+c)	
011	a'bc	mz		M2
100	abici	my	(a+b+c)	M3
101	ab'c	mo	(a+b+c)	> M4
110	abc	mb	(a'+5'+c)	MC
111	abc	mz	(a+6+c)	SMI

Table 1.1 - Mintern & Maxtesm Designations

- output equations can be directly from the touthtable using either minterne of maxtorms.

- when an output equation is weiten in minterine of maxterne, it is a canonical expression.

#### Scanned with CamScanner<sup>13</sup>

# CANONICAL FORMS

Canonical is a word used to describe a condition of a switching equation. In normal use the word means " conforming to a general sule". The Aule for Switching logic, is that lach term used in a suitching equation must contain all of the available input valiables. Two formate generally exist for expressing Switching equations en a Canonical form. () sum of Minteems (Produits) (2) Product of Maxterne. (sums) Canonical expressions are not simplified why canonical forms ????? 1. U Situations that occurs when logic designers must manipulate Boolean equations for proposes other than simplification. (2) conversion from one from to another form (TTL Nand Gales to ECL NOR Gales) (3) Entry into the Rasnaugh Map.

#### Scanned with CamScanner<sup>14</sup>

I. SOP Equation to Canonical form. To place a SOP equation to canonical form using Boolean algebra, we do the Gollowing (i) Edentify the missing variable (s) in each AND term. (xy) (ii) AND the missing term and it's complement with the durginal AND term. my (2+2) Because (Z+Z') = 1, the original AND term value is not changed. : - (iii) Expand the term by application of the property of distabilition ny(z+z') = nyz + nyz' · 2. Pos Equation to canonical form To place a los equation to canonical form using Boolean Algebra, ne dottis (i) Identify the missing variables in each OR term (x+y')

#### Scanned with CamScanner<sup>15</sup>

(ii) OR the missing teame and its complement neith the oniginal OR tesm.

Original : X+Y' Modified : (X+Y'+ZZ') & Oring missing > Because ZZ'=0, the original ferringement value is not changed.

(iii) Expand the team by application of distributive property.

(x+y'+zz') = (x+y'+z)(x+y'+z')

<u>CLENERATION OF SWITCHING EQUATIONS PROM</u> TRUTH TABLES

Sueitzhing equations can be weitten more conveniently by using the minteson or maxiterin numerical designation as shown in Table 1.1 (pg. NO 1.10), instead of whiting the variable names On their complements.

#### Scanned with CamScanner<sup>16</sup>

the team can be weather discertly. 1. CANONICAL SOP EQUATION for ep: consider the canonical SOP equation l'= abc + abc + abc + abc + abc

For decode each of the minternes based on trinary weighting of each variable and produce a list of decimal decoded minternes, the result would be

P= Z(5,4,6,7,3)

- To keep the input variable notation from being lost in a mintern flist the selationship P = f (a,b,c) is used.
  This means that the output variable P is a function of the set of input variables {a, b, c } with input variable
  a being the most significant bit (use).
  The sign ∑ indicates Summation and stands for the sum of Peroducts canonical your
- when numbers in a definal decoded set are preceded by a Z sign, a

#### Scanned with CamScanner<sup>17</sup>

Sop expression is indicated. Each number represents a montesm. P = f(a,b,c) = (abbc + abbc' + abc' + abc + a'bc) $= \sum (\xi, 4, b, 7, 3)$ 

2. CANONICAL POS EQUATION.

- Canonical Pos expressions can be whitten in similar fashion as SOP expressions

- Tr (Pi) Sign 1s used to indicate Pos canonical form.
- The decimal number listed in a Pos set represents maxtesme.
- The Engut valiable names alle indicated in the same manner as in SOP equations. X = f(A, B, C)

- Maxterine are complement ef minterine. KARNAUGH MAPS.

- Simplification of Sneitching equations reduces the amount of hardware needed to realize a Given function.

- Reduction of gates and yate Enputs may result in fewer integrated irecuite, which in turn decreases cost and Emproves reliability.
- Boolean Algebra can be used to simplify equations but the process is lengthy and error prove.
- It is required a Systematic method for finding and eliminating any redunctions in an equation.
  - A betten approach is the use of karnaugh map. The karnaugh map is a mataix of Squares. Each Square represents mintern & martenn from a boolean expression /equation. The arrangement of the mataix square permite Edentification of input variables redundancies, which helps reduce the output equation

Edentifies all of . - The Rosnangh map the cases for a given set of Engut variables where groups of menterine may contain redundant variables of the. when these groups form x+x'= I. the seduct variables are identified, Can be eliminated dissulting in a simplified output function. If a given Sneitching equation contains a monterien, then a 1 is entered, into the square that represents that term, A maxtern is supresented by a O. Two variable &- map. (MSB) (ALE O 1 0 12 Brinaly 2 2 Value 2 cimal value. All four possible combinations of Enput valuables are supresented.

#### Scanned with CamScanner<sup>20</sup>

THREE AND FOUR VARIABLE KARNAYH MAPS. - The fig deprecents three -valuable harnaugh map.  $(150) \xrightarrow{AB} \xrightarrow{O} OO OI 11 10 \\ 0 \xrightarrow{2} 6 4 \xrightarrow{4} Derinal value. \\ 1 \xrightarrow{1} 3 7 5 \xrightarrow{1} 5$ 

Each Squale in the map represente a possible mintern og maxtern of a 3- Valiable function.

- The upportent square représents traney 000, minteeur (14'B'c') or maxtern (14+B+c). - its three trinany valuables can représent eight (8) unique combinations, ve find 8 squares are needed.
- if minteun A'k'c' (000) occurred in a Sneitching equation, then a I would be Enserted into the upper left square.
  - Assignment of a square to each of the 8 minteume tresulting prom 3- Euph variables tresults in given Table.

#### Scanned with CamScanner<sup>21</sup>

Timb	linter	Maxtesm	
ABC	m	M	
000	0	0	
001	1	1	
010	2	2	
011	3	3. 8	
100	4	4	
101	5	5.	
110	6	6	
111	7	Ŧ	

We may label the decimal value for each square in a kalnaugh map by decoding the bonany numbers as showen in fig ( ).

Accords the lop and down side of the 3 variable k-nap only one bit changes ocur between adjacent squares pe cach column and how Fach adjacent vous or column differs my only one valiable

#### Scanned with CamScanner<sup>22</sup>

FOUR VARIABLE K-MAP. is the same length both hosizontally and vertically Valiable représentation is the same in both directions, two variables access (00,01,10,11) and two down. The Enget valiable binany weighting is  $W = 2^{3} = 8, X = 2^{2} = 4, Y = 2^{2} = 2, Z = 2^{2} = 1$ (MSB) MSB, Z-> LSB. 1200001 11 10 E Binary ralnes for 121. 00 Derimal 01 5 13 9- Derimal Values Binary 7 15 11 6 14 10 PI 72.2 EPI 72.2 10 3 values for 10 2 fg(): four vacuable &- Map. Loading &- map involves weiting I in the Squares corresponding to a coursponding to a maxterin.

#### Scanned with CamScanner<sup>23</sup>

STEPS INVOLVED IN LOADING & DETERMINING THE ESSENTIAL PRIME EMPLICANTS.

Step 1: load the minterines into the 2-map. by placing a 1 in the appropriate Square.

- Slep 2: Look for Groups of minterime (P2) (a) Group size must be a power of 2 (° of Binary member system)
  - (b) fis are formed from Groups of minterns whose size is a power of 2. Mintern Group Size that are not an integer power of 2 are not permitted. - End the lowert
    - Find the largest groups of mintering first, then progreesively evaluate smaller collections of minterens until all yroups are found.

Step 3 Once all of the possible PIs have been identified, we determine whether any have minterens that. are unique. If so , that PI Esan Elsential Perime Emplicant (EPI)

Step 4 : Select all essential prême implicante and a minimal set of remaining Perime Emplicants that cover all lemaining Is in the K-Map.

Steps: Make than one equally Simplified desult is possible when make than one set of remaining Pss contain the same no. of mintering and maxterne.

Five VARIBLE K-MAP.

ABC

Five Vaerable &-maps can be constructed so that 3-vaerables are laid out hoerizontally and 2 vertically as shown.

ODD DE 161 100 IS H fg(): 5-variable &- Map.

A, B, C, D, E are the Enget variables. 25 possible combinations exist, langing: from (00000)2 to (1111)2  $A \in MSB$ 24 = 16 = 08 C 22 = 04 D 2' = 02 20 E LSB .= 01 The definal value accorrated with each Square in the map is found by adding the column and now values. Each half of the five - vaeiable map corresponds to a single 4-variable R-Map. STACKED VERSION OF 5-Variable K-MAP. ABC 110 010 DE 000 00 101 100 12 8 24 28 20 16 on 925 IVKA 29 13 21 5 17 64 01 UVKM 3 1 27 31 7 15 23 18 11 10/2 14 6 10 26 30 22 -1 18 Ku-valiable k-Map - K-4- herable K- Map.

#### Scanned with CamScanner<sup>26</sup>

### INCOMPLETELY SPECIFIED FUNCTIONS.

(DON'T CARE TERMS)

· when an ontput value is known for every possible combination of input valuables, the function is Said to be completely specified.

- when an op value is not known for every combination of input variables, usually because all combinations cannot occur, the function is said to be incompletely specified.
  - The minterine of maxterine that are not used as a past of the output function are called don't care terms.
- For ex! Binary to Ex-3 BCD as shown in Table.
- BCD codes including Ex-3 can represent only a single digit decimal character (0 to 9)
- The definal number 9 lakes 4-bits in Ex-3 BCD code.
- Input combinations (10, 11, 12, 13, 14, 15) indecind are not used to specify any output variable

#### Scanned with CamScanner<sup>27</sup>

1.17

Value outputs A, B, C, D ale incompleteling specified for those Enput code values that are don't care teams.

Touth lable for Binany to Ex-3 BCD code conversion.

Binaly	EX-3 BCD
wxyz	ABCD
0000	0011
0001	0100
0010	0101
0012	0110
0100	0 11 1
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	Don't call
1011	- u
1100	
1101	
1210	
1411	<u> </u>
T++-	1

- Writing the equations for output variables A.B., CD, Encluding the don't care lows, We yet.

$$\begin{split} \mathcal{A} &= f(\omega, \varkappa, y, z) = \Xi(\xi, b, 7, 8, 9) + \Xi d(10, 11, 12, 13, 14, 15) \\ \mathcal{B} &= f(\omega, \varkappa, y, z) = \Xi(1, 2, 3, 4, 9) + \Xi d(10, 11, 12, 13, 14, 15) \\ \mathcal{L} &= f(\omega, \varkappa, y, z) = \Xi(0, 3, 4, 71, 8)' + \Xi d(10, 11, 12, 13, 14, 15) \\ \mathcal{D} &= f(\omega, \varkappa, y, z) = \Xi(0, 2, 4, 6, 8) + \Xi d(10, 11, 12, 13, 14, 15) \end{split}$$


Don't care terms are distinguished from regular minterine in that it doesnot matter whether we assign them a value of 0 or 1, because there input combinations never occur.

Don't care terms are indicated by a din each of the k-maps.

K-Map wop A XCJ 02 12 d 81 N 12 A = W+XZ+XY 10 00 13 d 191 ST - XZ 01 "1 HI Wa 11 10 d 10 > XY


#### Scanned with CamScanner<sup>29</sup>


K-Map for op B.



B = X Y z' + X' z + X' Y.

K-Map for op C.





#### Scanned with CamScanner<sup>30</sup>

Procedure for the determination and me of don't care terms. · Or Develop the territh take that descentes the Enget / output relationship. ②→ Determine if all of the input combinations are used to generate the ops. (a) if so, then no don't care teams exist. (6) if not, then those combinations of input variables not used to determine output values are don't care terms. (3→ once the don't calle telems have been identified, use a separate symbol, in the K-Map squares. Create as læge an EPI grouping as poliske, melnding don't care teems that have been couldsned with normal minteerns. (4) > B → Do not group don't case teems by themselves. A don't care l'é meaningless, because don't case terms are not used to generale the output function.

## Scanned with CamScanner<sup>31</sup>

- and while and a contract where I marting some as and and Bounded with the series and grander the athen the second will converted the the allegad - allegad ( 200 ( 200 ) C The stand have a radiency so all and mind all indicant prover a matches prevent New marges have " while you - Mindates and a sunt

QUINE - MC CLUSKEY MINIMIZATION TECHNIQUE.

For many applications, the no. of Variables in a problem is too large to simplify manually using k- maps. Simplification typically means that a logic designer can obtain more functional we from a given component. Therefore some automatic or computer deren Somplification montire is desierable. The QUINE - MCCLUSKEY miningation technique is an algoeithm that were the same boolean Algebra portulates that were used with Karnange Maps but in a form suitable for a computer solution. Large &- haps requile recognition of Group of texas that may form elsential prime implicante. The larges the map, the more difficult this pattern recognition becomes. The QM approach climenales the need for such pattern recognition.

Ex: Simplify the following wing the an Minimization technique.  $D = f(a, b, c, d) = \Xi(0, 1, 2, 3, 6, 7, 8, 9, 14, 15).$ Case 1 Using K-Map. cd oo 14 - LEPI 12 80 be 15 9 13 01 151 11 TTT (a'b) PI-10 21.161 141 - EPI (bc) pt (a'c) D= bc+bc+ab 02 D= b'c'+bc+a'c. Cused : QM Technique. Steps: Allange all of the minteeme, En a list of increasing order, so that yroup of texas contain the same no. of 1s. - Each mintelim en the obiginal expression is arranged in increasing order according to ho, of 1's contained each yroup.

1.21 yeurp o contains no. 28., youp 1 contains only those mintering that have single 1 (1,2,8), yearp 2 contains minteens with two is (3,6,9), yroup3 Contains minterine with three is (7, 14) and yroup 4 contains ninterns neith forer 1's (15). & yroup I groups 0-> 0000, 1>0001, 2>0010 8 -> 1000 [3> 0011, 6>0110, 9>1001 ~ yeoup2 17+ 0111, 14+110 eyroup3 TIS > TIT < yroup 4. Grouping minterms according to no. of 20 Group Minterin abed 0000 1 1 0001 0010 2 1 8 1000 9 3 0011 6 0110 9 1001 3 7 14 1110 15 4 11 1 Table 1.

Step 2: create a new lable showing the monteerns in youp n (ex:0) that matched with those from Goup n+1 (1) such that they differ en only one position. - compare muterim 202 in group o of Take I with each of minterus in youp 1. when all the mintering in years a have been compared with those in Group 1. mintesmin Compare the Groups with those in yroup 2. This process is repeated until all of the minterins in each group have been compared to those of in the next higher group. when a minteum in a group combined with a minteen in adjacent youp, a dash (-) is used to indicate an eliminated valiable. The combined minterns are Grouped together in Table 2. Each combination desulte in a new mintelen group.

## Scanned with CamScanner<sup>36</sup>

Table 2: creation of minteren Groups of two.

Group	Minteen	abcd
0	0,1	000
0	0,2	00-0-
0	0,8	- 000 -
1	1,3	00-1-
	1,9	- 001
	2,3	001
	2,6	0-10
	8,9	100
2	3,7	0_11.~
	6,7	011
_	6,14	-1100
3	7, 15	- 1 1 1 /
	14,15	111_/
		,

As each minteeur, combines with a minteeur in the next higher Group's checked (1), indicating that it is now part of a larger group.

1.22

All of the adjacent montesion Step 3 groups contained in Table @ are compared to see if youpsof 4. can be made.

- The centeenia for forming Groups of 4 are as follows.
  - (a) The dashes in the groups of two must be in the same bit position and (b) only one variable change is allowed.
- A comparison is made of early minterim in yroup n with early ninterim in yroup n+1. Those that neet the certerisa are combined in a larger group as shown in Table 3.

youp	Minteem 1	abcd
0	0,1,2,3	00
0	0,1,8,9	-00-
1	2,6,3,7	0-1-
2	6,7,14,15	-11_

Table 3: breation of Minterens of group of 4.

## Scanned with CamScanner<sup>38</sup>

Steph: Minteens \$0,12 in yroup 0 is compared with \$2,33 in Group 1, to form a Group \$0, 1, 2, 34 position and only one Variable changes then a newer group is cleated. This proceed is superated until no further combination is politike. That is tach minteren in group n is compared with each minterim Group in n+1 in Table (). Step 5 + All nonchecked minter groups are now considered as PIs. slepb & All of the PIS are formed into a PI Table as Shonen in Table @ PItorne Decimal 1 2 36 7 8 9 14 15 0 a' 61 0,1,213 × × × × × × bel 0,1,8,9 a'c × × × × × × Ø® 2,6,3,7 Se 6,7,14,15 Table 4: Prime Implicant Table.

## Scanned with CamScanner<sup>39</sup>

- The prime Emplicant take lists each of the minterins contained in the Original Sweitching equation across the top of the table.

- Each PI is listed vertically in 2 forme. PI terms and the definal list of mintermis that make up the PI.

Step7 > Evenhalt the prime implicante by children those minterms that also contained in only one PI (only one X in a column).

- The minterener (8,9,14,15) meet this. condition -> Essential PI.
- (0,1,8,9) & {6,7,14,15} are EPI.
- Minteennes {2,3} ave contained in 2 PTs \$ 0,1,232 & \$2,3,6,72. We need one of the other of these PIs to cover minteeins in the equation but not both.

D= 6,6 +,6c+a'b' D = b'c' + bc' + a'c

## Scanned with CamScanner<sup>40</sup>

QUINE-MCCLUSKY USING DON'T CARE TERMS [1.24]

The same sucles that applied to using don't calle terms with the k-Map are appropriate for QM technique. Ex:  $S = f(w, x, y, z) = \sum_{i=1}^{n} (i, 3, 13, 15) + \sum_{i=1}^{n} (8, 9, 10, 11)$ Step 1 : Constant a list of minterens and don't care terms classified according to the number of 2s. Indicate the don't care telems by using a \* symbol. Don't care terms are never included as prime implicants by themselves. -> 0001 3-> 2011 15 -> 1111 13- 1101 8"> 1000 93 1001 11 → 1011 youp A 10-1100 yroup3 croupp youpt yroup wxyz Mintern 0001 87 1000 3 0011 2 q+ 1001 1100 100 11+ 10 1 1 3 13 1101 15 1111 4 Table 1 .: grouping of minterens.

## Scanned with CamScanner<sup>41</sup>

Step 2: compare terms in yearp n. including don't calle terms in group. n+1, for a single variable change. Treat don't care learns as a 1 m finding Pis.


youp	Minteam	w xyz	1120
1	(1,3)	00-1-	
1	(1,9*)	-001~	
1	(8,9*)	100	
1	(8, 10*)	10-0-	
2	(3,11+)	1011-	-
2	(g* 11*)	10-1-	
2	(9 + 13)	1-01-	
22	(o*, 11*)	101-2	1
3	(11*,15)	1111	
3	(13, 15)	11-1-1-	
	1		1
-	0 · 11' + 0	11 Glouble	1 l
Table	2. Mule	en groups o	4

Step 3: Repeat Stip 2 to create a latte of youp of 4 minteen and don't care teens. Repeat step 3 until no pulither grouping can occur.

group	Minteren	wxyz
1	1,3,9,11	-0-1
1	8,9,10, 11,00	1.0
2	9,13,11,15	12-1

Table 3: Minterna groups of 4.

- Table 3 représenté group of 4 minterns and don't care terms. Each term is EPI. Bont (8\*,9\*,10\*, 11\*) contains only don't care terms : not a PI.



: S= WZ+ X'Z

-1. Place the following equation into proper canonical form. a) P = f(a, b, c) = ab' + ac' + bc (sop) Sol<sup>w</sup> P = ab'(c+c') + ac'(b+b') + bc(a+a')= ab'c. + abc' + abc' + abc + abc + abc P= abc +abc + abc -+ abc -+ abc -+ abc. b)  $G = f \left( \omega, \chi, y, z \right) = \omega' \chi + y z'$  (sop)  $G = w' \chi (y + y')(z + z') + y z' (\chi + \chi') (w + w')$ = xywz + xywz'+ xywz'+ xyz' + xywz'+ xyw'z'+ x'yz'+ x'yw'z' = nyw'z + nyw'z' + ny w'z' + nywz' + xywz' + x'yw'z'

(c) $T = f(a,b,c) = (a+b')(b'+c)(Pos)$
Solve $T = (a+b')(b'+c)$
= (a+b'+cc') (aa'+b'+c)
= (a+b'+c)(a+b'+c')(a+b'+c)(a'+b'+c) = (a+b'+c)(a+b'+c')(a'+b'+c)
(d) $J = f(A,B,C,D) = (A+B'+C)(A'+D)$ Pos.
J = (A + B' + C) (A' + D) = (A + B' + C + DD') (A' + BB' + CC' + D)
= (A + B' + C + D) (A + B' + C + D') $(A' + B + C + D) (A' + B + C' + D) (A' + B' + C + D)$ $(A' + B' + C + D) (A' + B' + C' + D)$

- 2. Worite the canonical mintern and maxtern expressions for the following table up op a a b mSM Minteen Expression 0 0. 0 M= f(a,b,m,s) 000100 = Z(T,11,15) 00110 01000 = a'bms + ab'ms + abm 0101 01100 0 1 1 1 1 Maxteon Exp 1 0 0 0 0 M = f(a, b, m, s)10 1 0+0 + = T(0,1,2,3;4,5,6,8,9,10 10 1 1 7 1. .... IDO 110101110011119.2.3. antread de la condition

## Scanned with CamScanner<sup>46</sup>

 $O_1 = f(c_1, c_2, c_3) = c_1' c_2' c_3 + c_1' c_2 c_3' + c_1' c_2 c_3' = \underbrace{\Xi(1, 2, 3)}_{= \underbrace{\Xi(1, 2, 3)}}$ 

 $0_{2} = f(q_{1}, q_{2}, q_{3}) = c_{1}' c_{2}' c_{3}' + c_{2}' c_{3$ 

$$G_{22} = f(4, 52, 53) = 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 623 + 6$$

 $w_1 = f(q_1, q_2, q_3) = q' q_2 q_3 + q_2 q_3 + q_3 q_$ 

 $w_{22} f(q_1, q_2, q_3) = \frac{q_1 q_2 q_3}{5}$ 

# Scanned with CamScanner<sup>48</sup>


.b. J=f(ABCD)= (A+B+C+D) (A+B+C+D) (A+B'+C+D') (A'+B'+C+B) (A'+B+c'+D) (A'+B'+c'+D) (1,5,8,10,12,14) 5. White the Pos & sop equations for ASH' you the following Touth table. XYZ A A' Sop for A 000 0 0 001 1 A = = = (2, 4, 5) 0 010010-0 2 011 0 1 Sop to Al 3 100 1 0 101 | 1 0 | A' = E(0, 1, 3, 6, 7)110 Pos for A A = T(0, 1, 3, 6, 7)E. (2) L. 10, 14. Sop for A' -> A' = T (2,4,5) 1 Card States

Pholdens on & Map. 1) Simplify the Boolean functing using 2-nap.  $Y = f(a, b, c) = \Sigma 0, 1, 4, 5$ Solv (ab 00 01 11 10 /= a'bc' + abc' - Two yroups of minteres Y= a'b' + ab one group of 4 mintesme. Y= 16 Y=abc+ abc + abc + abc = a'b' (c+c') + ab' (c+c') = ab + ab' = b (a+a') = b

## Scanned with CamScanner<sup>50</sup>

-X · X ·

3- variable K -Map showing Perime Implicant PI [0,1,4,5].



A set of 2 K-Map Squases all combined to grena Perime Inflicent, If n-variables of the equation being simplified by have a 2° permutations within the set and the siemening m-n Variables have the same value neith in the set. The resulting product teem has m-n literals.

In otherwarde 2° K-map Squares may be combined to form a yearp of mintelins containing m-n literale, where m supresents the no. of variables in the daginal equation.

Any single minterin of permitted youp of minterems is called an inplicant of an output function. A perime inplicant is a your of minterine that cannot be combined with any other minterns of yroups. Minteruns (0,1,4,5) are each Emplicants of Y. The prime implicants Consist of the 4 minterne yrouped to gether.  $G = f(x, y, z) = \sum (0, 2, 3, 7)$ , PE(Q,3) → X'Y Solw 24 00 01 EPI (0,2) > X'Z' 1975 -EPI (3,7) → YZ Expression G is loaded into the K-Map 3 groups of ninteens are found (0,2), (2,3) & (3,7)

## Scanned with CamScanner<sup>52</sup>

forma Perime tack of the 3 yroups insplicant. Perime Implicant (0,2) reduces to x'21 XY 111 (2,3) reduced to YZ. & (3,7) reduces to youps (0,2) and (3,7) both contain a minteren that is not in any other group. Mintern (0) is unique to PI (0,2) Mintern (7) is unique to PI (3,7). An Essential Prime amplicant [EPS] is a prime implicant in which one of more minteuns are unique i.e, it contains at least are minteren not contained in any other prime implicant. The simplified expression for & includes only the elsential fime implicants .. The non elsential perme implicant. (2,3) team is sudrundant because all of its mintelins are corrected by the

## Scanned with CamScanner <sup>53</sup>

Two essential prime amplicante.

The Simplified expression is Q= X'z'+ YZ.

Procedure for finding essential prime implicante ls this (a) find the prime Emplicants by finding all permitted maximum Sized youps of minteuns. 6) find essential prime emplicante by Edentifying those prime implicants that contain at least one mintern not found in any other prime Emplicant. 3  $D = f(\chi, \gamma, z) = \sum 0, 2, 4, 6.$ 2 10 D=z'


## Scanned with CamScanner<sup>54</sup>


 $Q = f(a, b, c) = \sum_{i, 2, 3, b, 7}$ Solv C 00 2 1 1 4 3 1) 7 14 ITA Q= b+a'c - 2 perime Emplicants exist (1,3) 5 (2,3,67). Both ale eksential because each has a unique minterim 5) J= f(x,y,z) = 20,2,3,4,5,7 Sol 0 0 01 6 40 6 minterner containing 2 minterne exist. (02) > x'z' (3,7) -> YZ (0,4) -> y'z' (7,5) > XZ (415) - × × Y' (2,3) -> x'Y

The final simplified equation is not unique ie, more than one equally simplified result is possible. The product terms in the simplified heault must cover all of the minterine. - for ex, ne must pick a prime implicant (0,2) or (0,4) to cover the monterm(0) Two equally simplified equations are J= X'Z' + XY' + YZ which covers (0,2,3,4,57) J = y'z' + x'y + xzwhich covers (0,2,3,7,4,5) Simplify the following 4 - variable equations 6)  $K = f(w, x, y, z) = \sum_{i=1}^{i} 0, 1, 4, 5, 9, 11, 13, 15$ EPS (0,1,45) > WY Yz EPE (9,11,13,15) -> WZ 01 11 6 14 10 PI (1,5,9,13) -> ===

3 your variable Perime Emplicants are present \$0,1,4,53 \$9,11,13,1533 \$1,5,9,134 - 2 EPS are present 50, 1, 4, 5} \$9,11,13,152 Perine Emplicant \$1,5,9,132 is not essential because all of its minteress are contained in other 2 prime implicants. The final simplified equ is K= wy+wz  $L = f(a, b, c, d) = \sum 0, 2, 5, 7, 8, 10, 13, 15$ SOIN 10 81 12 00 L= bd+bd 00 51 1319 OI  $L = (b \oplus d)$ 15 11 TI 11 = 60d 14 10 10

 $P=f(y_{1,5},t,u)=\sum(1,3,4,6,9,11,12,14)$ Jas tu 00 01 11 10 00 01 1 5 15 9 1 3 7 15 11 1 1 1 1 1 1 11 1 10 P= Su'+ du = Sou.  $D = f(w_1, x_1, y_2) = \sum (s, \tilde{\tau}, \tilde{s}, \tilde{q}, 13)$ Sol WX y2 00 01 11 10 y2 00 4 12 8 TF - EPE (8,9) > ywox OD 1 01 5 >PE(13,9) → Wyz 11 1012 6 14 EPE (SIT) > WWZ D SPE (SIB) > xy'z D= Whz twx y + xy'z D = WXZ + WXY + WYZ






## Scanned with CamScanner<sup>60</sup>

 $T_{z}$ , f(w, x, y, z) = T(1,3,8,10,12,13,14,15)

(ty)



Simplify the following 5-variable expression using a K-Map. T= f(a,b,c,d,e) = E(0,2,8,10,16,18,24,26) w Jabe · 100 010. 011 DI . de 12 20 60 13 9 5 17 29 25 21 01 R M 23 31 3 19 27 14 10 22 8 30 26 10

conners in a 4-rainable map are logically adjacent. ent the S-variable map in the centre and wide the eight half over on top of the left , we can see that 4-Valiable maps aligned ventically. The square of one u-variable map is logically adjacent to the Square in the same relative position on

the four variable map.

Minteum 303 is ventically aligned neith minteen 3163. III minteeing {2,18 3, {8,24} and \$10,26} are ventically aligned. Minterime located in all corners of each four variable map produces an EPI TECE. The centres of the 2, 4-vaenable X:Xmaps are also logically adjacent by the same reasoning.  $R = f(v, w, x, y, z) = \Sigma(S, T, 13, 1S, 21, 23, 29, 31)$ 100 101 111 000 011 op 9 01 11 51 19 28 31 1 27 11 26 14 18 10 R= XZ


W= f(a,b,c,d,e) = \(1,3,4,6,9,11,12,14,17,19) 20,22,25,27,28,30) ce si ak 110, 100 000 Lale h # lo 100 00 01 10 w=ee+ce 010, 10 100 000 (9) OD. · 01 :11 J= f(v, w, x, y, z)= > (4,5,6,7;9,11,13,15,25,27,29,81 YZ CPI OD S -K ist VIJX 10 J=WZ + VWX

## Scanned with CamScanner<sup>64</sup>

Y = a'(c'+b) + d a Write the truthstake and deign a circuit to generate op using k- Map for the problem Statement given \* op of a combinational cilicuit having 6M 4 Enpits and an op becomes logical I when two or mose enguls goto logical I. Solm abcd Y= 2 (3,5,6,7,9,10,11,12,13,14,15 00 00 abce D .00 U D 10 01 EPD Y= ab+cd+bc+bd+ad 

obtain a minimal logical expression Jan 20 A for the given maxteren expression 4 Martis using K-Marp. F(a,b,c,d) = x (0,1,4,5,6,7,9,14)  $\Lambda(13,15)$ 00 01 12 13 (0) 15 MO 2.00 14 0 10 10 f(a,b,c,d) = (c+d') (a+b') (b'+c') (a+c) Use any method of minimization to Obtein PJs and Minimal expression. f'(a,b,c,d)=, Z(0,1,4,5,7,8,13,15)+Zd(2) 070000 530101 120001 770111 15-1111 43 PIOD choup o yeoup 4 youp 2 1 2 > 001D. General 3 8-1 1000

## Scanned with CamScanner<sup>66</sup>



Scanned with CamScanner<sup>67</sup>

Talked: Minter yours of the It convest the boolean function to (a) Y = f (a,b,c) = (a+b) (a+c) minteren. Canonical form. Y= f(a,b,c) = (a+b) (a+c) = aa tac + ba + bc = apac+ba+bc Y= f(a,b,c)= a(b+b)(c+c) + ac(b+b) +ba(c+c)+bc(a+a) = abo + abo + abo + abo + abo + abo +abet abe + abe + abe Y = abc + abc + abc + abc + abc. (b) P= f(a,b,c,d) = (a+b) (b+c) (c+a) mantesin Canonical form  $P = (a + b + c\bar{c})(b + c + a\bar{a}) + (a + b\bar{b} + \bar{c})$ = (a+b+c) (a+b+c) (a+b+c) (a+b+c) (a+b+c) (a+b+c) P= (a+b+c) (a+b+c) (a+b+c) (a+b+c) ]

#### Scanned with CamScanner<sup>68</sup>

Talles Mintern youngs of 4. a bed Group Minteam (0,1,4,5) 0-0-0 ac (0,4,1,5) 0-0-2 (5, 7, 13,15) -1-1 bd -1-1 (5,13,7,15) Table 3: Minteeur groups of (4). Perime Implicant Table PIS 0 1 4 5 7 8 13 15 X X X a'c' (0,1,4,5) XXXXXX bd (5,7,13,15) ] f(a,b,c,d) = a'c'+bd+b'c'd' (26) Find all the prime Emplicants of the function f (a, b, c, d) = TT (0,2,3,4,5,12,13) + TTd(8,10) · Sol D-> 0000 13-31101 270010 3-0011 Group3. 430100 5-20101 Groupo 12->1100 8#>1000 107->1010 - yeoup! yeoup2

# Scanned with CamScanner<sup>69</sup>

step	1: As	sange the creating #	maxteens no. of 1's	in æder of
10	poupo	maxterim	abed	7
t	0	0	00000	
	1	2	0010-	
		. 4	01000	
		8-#	1000	
	2	3	0011	
		5	0101	14
		10-1	1010	
		12	1100-	
	3	13	1101/	
			( 12 mar and	Lbt .
Step 2	: cyson	ming of n	externs of	order 2.
	ysoup ]	Maptern 1	abed	e 7
	0	(02)~	00-0	200
		(0,4) (0,8+) V	0-00	
-	1	(2,3) X	001-	
		(2110*)~	2010	
		(415)	1010-	-
		(8#,10%)	10-0	
		(8#112)	1-00	
	2	(12;13)~	1101	


Masstelm yearping of order 4. step 3 : Maxteen abed yroup -0-0 -> btd\_ (0,2,8\*,10) (0, 4, 8\*,12) -- 00 -> c+d (0, 8\*, 2, 10") -0-0 -> btd (0,8t, 4,12) -- 00 -> ctd 1 (4,5,12,13) -10- b'+c Stepy! Prime Emplicant Table. Maxteen 0 2 3 4 5 12 13 8 10 x (x ghoup. bol XX ctd / x x k atto .1 XX XXXX Ttc Perine Emplicante ase (b+d), (c+d), (a+b+c) + (b+c) Simplified Boolean expression [M= (6+d) (a+6+i) (6+C) (cto) (atbtc) (bec)

# Scanned with CamScanner<sup>71</sup>

verification using K- Map. f(a, b, c, d) = TT(0, 2, 3, 4, 5, 12, 13)TId ( 8,10) 10 10 0 00 130 9 1 5 IS 11 2/ 7 14 10 M= (b+d) (b+c) (a+b+c)

(D) Using k-map determine the mininal (B) Sum af product expression and realize the simplified expression using NAND gales

M= f(w,x,y,z) = E(1,4.,5,6,11.,12,13,14,15)



M= wy'z + xz'+ wx+ wyz M = Z(wyfw'y') + x(zfw)

T ALL T

(28) Simplify the given boolean punction using. Quine - He cluskey Hethod. June verify the result using & map  $Y = f(a,b,c,d) = \Sigma(0,2,3,5,8,10,11)$ Solt (0 -> 0000 -> 40 33 0011 11 -> 1011 K 43. 53 0101-742 2- 0010 -4 10 ->1010 abid Minteren group 0000 2 0010 - 8 1000 0011 3 2 5 1017 10 010 3 | 11 1011 Take 1; Mintelen Georps of 1. Alanging minterins in increasing group 0 > 0 is yroup 2 > 2 ! group 1 > 1 1's youp3

# Scanned with CamScanner<sup>74</sup>

Table 2: Minterm exoups of two. abed Minterun group (0,2) 00-0 -000 (0,8) (2,3)/ 001 - 4 1 (2,10)/ -010 10-0+ (8,10) / (3,11) -0114 2 101-4 (10,11)/ Table 3: yroup of minteres of order 4. Minterim abed. group (0,2,8,10) -0-0 4bd'(0,8,2,10) -0-0 4bd'1 (2,3,10,11) -01-, 6'c (2;10,3,11) -01 -Talle 4! preation of PI lette PI Mintern 0 2 3 5 8 10 11 5'd' X.X (X) X (0,2,8,10). × (X) × (X) 6'c (2,3,10,11) date a abid

# Scanned with CamScanner<sup>75</sup>

its s is not mapped to any PIS it is added to the fim expression. ... Y= b'd'+ b'c + a'bc'd Verification noing k- Map. cd 100 01 11 10 PI3 5 (1) 18 01 6 PEI 4 5 . 16 14 10/1 PSZ 1 Y= b'c + b'd' + abe'd (29) find the minimal Sum for the incomplete Boolean function using QM method. & Prime Emplicant + Reduction f(a, b, c, d) = E. (3,4,5, 7,10,12,14,15) + 5 d (2).

P(B) Sol 330011 471000 111067 15>1111 5901011 2-30010 14-31110 geouple 123 1100 10>1010 - Group 1 group3 youp 2 Assange the mintering in increasing Step 1 : older of no. of 1's. abcd Mintelim group 0010 2\* 0100 -4 0011 2 3 5 0101 1100 3 14 4 15 1111 Step 2: Minterns of order 2.


# Scanned with CamScanner<sup>77</sup>

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	abcd	Minterm ]	group 1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q	001 -×	(2*,3)	11
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R	010 - ×	(4,5)	0.1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	-100×		
$\begin{array}{c} (5,7) & 01-1 \times \\ (12,14) & 11-0 \times \\ (10,14) & 1-10 \times \\ \hline 3 & (7,15) & -111 \times 1 \end{array}$	T	_010 ×	(2010)	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	0-11×	(3,7)	2
(12,14) 11-0× (10,14) 1-10× 3 (7,15) -111×1	V	01-1×		
3 (7,15) -11 1×1	w	11-0×		
3 (7,15) -11 1×1	X	1-10×		1
	Ty			3
(14,15) 111-×	Z	111-X	(14,15)	


Step 3: Grouping of minterens of order 4.

1	p	lint			111	
		00	SE	BIS	1	
7	Jol	Ko				
	as into			2.		1.8-1

(P19 Steph : Perine Emplicant table. Prov PI Q abc 3 H 5 24 X 10 14 15 12 XX R abc X S bod X T 6cd X X Vard X X v abd X X Wabo X X Xard X y bcd Zo abc X 4 X



Y= ADE + AB'C'DE + ADE + BCD TACD





f (ABLDE) = 5 m (213,4,6,11,12,14,17,18,) 20,22,25,28,30


EE + ACDE + AODE + BDE+-4 =

# Scanned with CamScanner<sup>80</sup>

f(ABCDE) 1) 19. to R 








J= WZ + VWX


Scanned with CamScanner<sup>82</sup>

Obtain all the prime implicante of thegerer Boolean functions next Quine Mcchukery method. (1)  $f(abc) = \Xi m(0,2,3,4)$ a be op 01 1 10 0 10 1 1 10 1 10 Y= be 1 10 5 7 10 Y= be y= bc+ab PE (0,4) > be -> BPE PI (2,3) - ab -> EPI PE (0,2) -> QO -> PI abc Y group of 0'35 -> 000 -> 0. ~ 10000 Group of 1-1's -> 001 -> 1 001 0 010-72 2010 1 100742 young of 2-15 011-33 1 011 11 3 100 1 4 5 101 0 110 ->6 cproup of 3.-is 111 → 7 0 7/11/ 0 ) Grouping minterns according to no. of is group Minteur abe 000 0 010 2 100 AP 011 3 2

Table 2 : creation of minterns groups of 2


	yroup	Minter	abc
-	0	0,2	0-0
	U	0,4	-00
	1	2,3	01-





Group of 0 - 1'S > 000 -> 0-Group of 1 - 1'S > 001 -> 2-100 -> 2-100 -> 4-100 -> 4-100 -> 4-100 -> 6-101 -> 5-

creation of monterns of 2. Fyronp | Mintern | abc Georging minterns according to 



#### Scanned with CamScanner<sup>85</sup>

1910 Y2 a+5+0

Solving Pos Desing OM technique.				
( Y = f(abcd) = TM(0,2,3,4,5,12,13) +TTd(8,10)				
Solw y = f(abcd) = TTM (0,2,3,4,5,8 <sup>+</sup> , 10 <sup>+</sup> , 12,13) Mo M2 M3 Mu M5 M8 M10 M12 M13				
Y = MO. M2 M3 M5 M8 M10 M12 M13				
Y = Mo M2 M3 M5 M8 M10 M12 M13				
$\overline{y} = \overline{\mathbf{R}}$ , $m_0 + m_2 + m_3 + m_5 + m_8 + m_{10} + m_{12} + m_{13}$				
let us apply QM technique to find the Prime				
Emplicante of $\overline{Y}$ . Step1: tranging the minternes in order of no. of is. Group 1 $\rightarrow 0000 \doteq 0$ Group 1 $\rightarrow 0010 \doteq 2$ $\rightarrow 1000 \rightarrow 8A$				
$\begin{array}{rcl} qroup & 2 & \rightarrow & 0011 & \rightarrow 3 \\ & 0101 & \rightarrow 5 \\ & 1010 & \rightarrow 10^{*} \\ & 1100 & \rightarrow & 12 \end{array}$				
groups -> 1101 -> 13				
Step 2 4704p of minteens in Ascending order 4704p minteen abcd 0 0 0000 ~ 1 2 0010 ~ 1 2 0010 ~ 2 3 0011 ~ 10 <sup>2</sup> 1000 ~ 3 13 1101 ~				

# Scanned with CamScanner<sup>87</sup>

steps: Group of minteenes of 2 P29) abed Mintern Group 00-0 V (0;2)(0,8\*)-000 V 001 - X (213) 1 +010+0 (2,10<sup>#</sup>) (8<sup>#</sup>,10<sup>#</sup>) 2020 V 1-00 X (ot,12) -101 X (5,13) 2 110-X (12,13) group of minteres of 4 stepy. 92000 Minlain abed 0 (0,2),8,15) -0-0  $(0,8^*)(2,18) - 0 - 0$ 1 Minlein Mash abed > b'd' btd (0 2 \$ 10) -0-0 PZ > ab' arbtc 001 -2,3) -> al'd' atcto 1-00  $\binom{8^{\#}, 12}{(5, 13)}$ -> bc'd\* btctd -101 -> abe' appre 110-(12,13) (btd) (atbtd) (atctd) (tot ctd) (atbtc)

#### Scanned with CamScanner<sup>88</sup>

 $Y = f(abcd) = \pi (0, 2, 3, 4, 5, 12, 13) + dc (8, 10)$ [Y = (a+b+z) (b+d) (c+d) (b+c)

DM SAI MODULE 2: ANALYSIS AND DESIGN OF COMBINATIONAL LOGIC - youreal approach to combinational logic design Decoders (a) BCD Decoders Eucodeus Digital Unthiplexeus (a) Using Multiplexens as Boolean function generatore. "Address and Substantons (a) cascading full adders (b) Look ahead carry Snavy comparators. ECE


general approach to combinational dogie Deign. The synthesis of combinational logic starts with a problem statement and progresses through a serier of steps, terminating in the final circunit design . - The combinational logic design steps are as follows. as follows. Step 1 : Develop a statement descenting the problem to be solved. Step 2: Based on the firsten statement, Construct a territe table that clearly establishes the relation you the Eught and output variables Step 3: Use K-Maps of QM Techniques to simplify the functions in desiring the output equations. This may require that the output equations be expressed as either SOP of Pos. The best solution will require the fewest gates and gate inputs. Stept: Arrange the Simplified equations to suit the logic frimitive lype to be need in realizing the circunit. (Using NANDS, NORS of tND-OR dogic required) Steps: Draw the final logic diagram. Steph: Document the design by identifying variables names that indicate assession devels, if possible provide Truth table.

# Scanned with CamScanner<sup>91</sup>

Example: Design a combinational circuit that will multiply 2, 2-bit binary values Solv O det the inputs be A (A, Ao) & B(B,, Bo), and the output be P(P3,P2,P,,P0). The four output variables are necessary because the maximum product of two, 2-bit values reques 4 bits. Ledelch valiable be active high D Construct the Truth table (Next page) 3 The individual simplified equations are . A Ao  $P_3 = A_1 A_0 B_1 B_0.$ Bo  $P_2 = A_1 A_0' B_0 + A_1 B_1 B_0'$ Bit Byto X  $P_1 = A_1 A_0 B_1 + A_0 B_1 B_0 + A_1 B_1 B_0 + A_1 A_0 B_0$ Po = Aobo. ABJER ADBO BA

Tenth table P3P2P, Po 0 110 D Logic Bingham for 2x2-bit Unltiplier to B lg. Bo Bo Po.

# Scanned with CamScanner<sup>93</sup>




# Scanned with CamScanner<sup>94</sup>

# DECODERS.

are a clace of combinational logic circuits that convert a set of input variables representing a code into a set of output vairables représenting à différent code. The Engent and output codes can be expressed in a touth table . Encoded Enformation is represented as n inputs producing 2ª outpute. The 2 output values can range from 0 6 2 -1 Decoders also venally have inputs to actuate or enable decoded oupsts based on data impute. typute. Fig (2.1) is one model of a typic decoder 2 Decodes n-data Enputs 2 - possible Outpute Enable infinte fig 2.1 : Typical Decodes.

# Scanned with CamScanner<sup>95</sup>




- The implementation of the territe table of the 2 to 4 line decoder is as shown.
  - $Y_{0} = \overline{a_{1}}\overline{a_{0}} , Y_{1} = \overline{a_{1}}a_{0} , Y_{2} = a_{1}\overline{a_{0}} , Y_{3} = a_{1}a_{0} .$   $a_{1} \longrightarrow \overline{a_{1}} \qquad \overline{a_{1}} \longrightarrow Y_{0} \qquad \overline{a_{0}} \longrightarrow Y_{1} \qquad A_{1} \longrightarrow Y_{1} \qquad A_{1} \longrightarrow Y_{2} \qquad A_{1} \longrightarrow Y_{2} \qquad A_{1} \longrightarrow Y_{2} \qquad A_{1} \longrightarrow Y_{2} \qquad A_{1} \longrightarrow Y_{3} \qquad A_{2} \longrightarrow Y_{3} \qquad A_{3} \longrightarrow Y_{3} \longrightarrow Y$

12.5 az - Jo az ai <u>boa</u> ac ba 10  $a_1$   $b_1$   $a_2$   $b_1$   $a_2$   $b_1$   $a_1$   $b_2$  $a_1 =$   $Y_3 = a_1 =$   $Y_4 = a_1 =$  $a_1 = \frac{y_6}{a_1} = \frac{y_7}{y_6}$ Logic Design using Decoders. Each output of the decodes generates a minteren A 2-4 deroder generates 4 minteren using 2 variables and a 3 to 8 decoder generales minterins with 3 Variables. Thus a not 2" line deroder is very converient to generale n variable minterne and realize a SOP expression.

# Scanned with CamScanner<sup>98</sup>

consider the implementation of the following function.  $f(a,b,c) = \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc}$ = Im (1,2,5,6)

This can be implemented noing a 3tos line decoder is asshonen.



# DECODERS WITH ENABLE ENPOT.

In general, in decodeurs one of the op's always 1 in the uncomplemented op version & one of the ops is always 0 in the complemented Verision.

- There are several applications where we would want all the outputs to be at 0 & 1 deepertively.
- This can be achieved by including an enable input to the decoder.
- The touth latte, symbol and schematic of 2 to 4 line decoder with an enable type and uncomplemented op is as showen,


2 to 4 l	ine Decod	er neith	Erable input.
	(ACTIVE	E HIGH)	them and the second
symbol		AND IN THE REAL PROPERTY AND INCOMENTS	with Talle

a There is a second sec	Cuputs	ontputs
a. 12 to 4 0 10	Earao	Yo Y, Y2 Y3
ao o Decoda Yi	0 X p	0000
E Y2	100	1000
pppixx 5 yz	101	0100
	110	0010
	1 1 1	0001

#### Scanned with CamScanner<sup>100</sup>

2.6

Schematic ai Do ai 01 -Yo = a, ao E no ao Do uo q,  $Y_1 = \alpha_1 \alpha_0 E$ ao a,  $Y_2 = a_1 a_2 E$ Too a, -Y3=0,00E ao 2-to-4 line Derodes with Active low Enable input. Symbol Temth Table Inputs outputs 2-4 00-10 al Derodes 10 - YI 20-12 Eajao 90 10 Yor Y2 Y2 Ē 000 30 /3 001 1 01 010 0 1 1 IXX 250 2110



\*\* The x in the Aruth talle indicate a don't care condition. This means that inverspective of the logic values in the 'x' positions the output will be decided by the logic value of E.


3 to 8 Line decodes with Active low outputs. Touth Table. Inputs ontpute. as ay ao YOY1 42 Y3 Y4 Y5 Y6Y7 000 D 001 101 010 110 011 0 1 1 1 100 1011 101 101 110 1 1 1 0 11110 111 Symbol. 0 = Yo = a 5c = a+b+c=Mo -Y1= abc = atbtc= 14 12 - Y2 = abc = a+b+c=M2 20 3-8 art 30 o Deroder. ap - X= abc = a+b+c=My 4 -ys = abc = atbic=MS 5 6 Y7 = abc - at Ftich 76

12.70

Dersign 4' 16 decoder ning 2 to4 decoder.

0 2 2 3 4 46 7 8 9 10 11 12 12	1101	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
14		000 00 00 00 00 00001


 $\begin{array}{l} y_{3} = a_{3}a_{2}a_{1}a_{0} & y_{4} = a_{3}a_{2}a_{1}a_{0} & y_{5} = a_{3}a_{2}a_{1}a_{0} \\ y_{6} = a_{3}a_{2}a_{1}a_{0} & y_{7} = a_{3}a_{2}a_{1}a_{0} & y_{8} = a_{3}a_{2}a_{1}a_{0} \\ y_{9} = a_{3}a_{2}a_{1}a_{0} & y_{10} = a_{3}a_{2}a_{1}a_{0} & y_{11} = a_{3}a_{2}a_{1}a_{0} \\ y_{12} = a_{3}a_{2}a_{1}a_{0} & y_{13} = a_{3}a_{2}a_{1}a_{0} & y_{14} = a_{3}a_{2}a_{1}a_{0} \\ y_{15} = a_{3}a_{2}a_{1}a_{0} & y_{13} = a_{3}a_{2}a_{1}a_{0} & y_{14} = a_{3}a_{2}a_{1}a_{0} \end{array}$ 



# Scanned with CamScanne<sup>105</sup>

2.76

Construct 3:8 Decodes norg 2 to 4 line Decodes.




BUD TO SEVEN SEYMENT DECODER - 74LS 47 is a Bcb to 7- segment deroder - Et accepte a binacy coded desimal as input and converte it into a pattern to derive a seven-segment for displaying digits 0 to 9. 74LS47 accepte 4 lines of BCD(8421) input date and 7 op lines. Pin Diagram + 9 10 Pa el lo >C (D) ot 3 - 8 >d (B) A1 ----(A) A0-RB0-REI ----5where LT > Lamp/Display Jet (Active Low)

## Scanned with CamScanner<sup>107</sup>

2.80

RBO - Ripple Blank output RBS - Ripple Blank Zuppt.


Temth Table ( common alhode)



10 line to BCD chiddes


toroding decimal keypad of Switch panel output date into BCD prior to transmission to a digital System PS a typical application of 74××147. - Consider a 10-key keypad used to Enget Set point values ento a digital control system. - when the key is pressed it forces its

corresponding digit line to a logge O. That value is presented to the encoder producing a Bed ought that is in turn sent to the digital control system for processing.



Trute latte for a 10-line to BCD encodes

0123456789	DCBA
0000000000	1111
1000000000	0000
210000000	0010
x x 1000000	0011 0100
X X X 100000	0101
XXXXXI0000	0110
XXXXXX1000	0111
XXXXXXX100	0000
XXXXXXXIO	
XXXXXXXXXX	1001



# ENCODERS.

- preform a function that is the inverse of decodere.
- Errodeers have multiple inputs and outputs. Encoderes have mare input than output variables.
- An encoder produces noutputs from 2<sup>h</sup> inputs.

A typical encoder is as shonen.

in Date ops sh Encodes Date Eps Engle.

some of the examples of encoders are A to 2 line and 8 to 3 line encoded.

Tout lake of 8	to 3 line encoder.
Inpute J	ontput
Mon n2 x X4 N5 X6 N7	424,10
10000000	000
01000000	010
00010000	011
00 0 0 1 000	100
000 00100	101
000 00010	110
000 00 00 00 1	
e	

Boolean expression for the ops can be whitten as Y2= Ny+X5+X6+X7 Y1 = x2 + x3 + x6 + x7 Yo= x1+x3+x5+x7 No -0 x1. 2-2 ·Y2 8-3 Ny--3 Y1 Eusder Hy 4 70 n -5 No 6 Nz--7 Block Diag san N2 no 1/2 n xz 94 Emplementation of 8-3 line Euloder.

## Scanned with CamScannel<sup>12</sup>

Persenty Encoder These are some problems associated with pressions implementation of Eucoder. It is possible that when more than one Enputs are high at logic 1, there may be an error in the output code. For ex: 1/ x3 = x4 = 1, then 1/2/1/0=111, whereas this op has resulted for 27=1. yno sem can be overcome by the presonity encoder with a validity indicator. But Table of 8-3 line Personity Eucoder

Inputs	Myz Y, Yo Valid.
no x1 x2 x2 x4 x5 x6 x7	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000-0
X 1 0 0 0 0 00	0011
60 0 0 0 I X X	010 1.
X X X 1 00,00'	011 1
COOLX X X X	P00 1
XXX XXIOO	101 1
XXXXXXXIO	110 1
X X X X X X X I	111 1

White the condensed limth latte for a A to 2 line prideity encoder with a valid op where the light provity is. given to the highest bit position of Enput with highest index and obtain the minimal expressions for the ops. Sol 4444 4, 40 No 24 valid Y. Yo ODD OD 0 0 0 01 0 DD 0 00 0 0010 10 8 0 0 0 0 0 ODDI 4,12 0-1 0 0 XI 2,6,10.14 XX U 10 1,3,5,7,9 X XX 1 10 100 000 01 10 00 01 11 10 10 Nory 00 Youx 10 0. 00 YOENSP 3 01 11 11 1 0 0 0 0 0

2.11 Repeat the problem ( previous ) altigning a highert priority to the least significant input & input with lowest index. SIL No x1 x2 x3 Y, Yo valid cell 00 0 8,9,10,11,12 1 X X X 13,14,15 0' 1) XX 01 4,5,6,7 0 0 DX 2,3 Yo = 20x, x3 + 20x, x2 = 2024 (22+3) tu 1 Joxy Y, = nox1 + no 22 ×3 こえの(ストガタス) D " 0 

# DIGITAL MULTIPLEXERS.

Digital Multiplexeere provide the digital equivalent of an analog selector suitch A digital Multiplexes connects one of m inputs to a single output line, so that the logical value of the input is transferred to the output. The one of n input selection is determined by m select inputs, where n=2". A 4 to 1 multiplexer requires 2 select Enputs and an 8 to 1 Multiplexeers requises 3 select inputs Fig shows the analog select finition and the digital functional block for a 4:1 MOX. Source A \_\_\_\_\_\_ Selectswitch O and Data output Enable Source B ------Soulee C, - 0 · Switch source D - D fig : Analog Select Switch

## Scanned with CamScannel<sup>116</sup>

2.12





fig: EFEE Symbol for a dual 4: I MOX.

- The digital Multiplexer routes digital date from source A its the output when' the select input lines are 00.
- If select input lines are 01, source B is selected and so on.
- The data output of a digital Multiplexeer is dependent on the value of the data at a given input at the time the select lines sucitch the input through to the output.

74 ××151 → Single 8:1 Mux 74 ××150 → Single 16:1 Mux



2.13 ementation of 4:1 Mox. al E ao ão ā, doadiE do an dia, asE did2 asqiE d2 d39190E d2 when E=0, Escreepertire of the other inputs f=0. when E=1, the data at the addressed of solected input appears at the contput

8:1 Mux. Symbol do strobe. EN 8:1 di Octo select A output C Do Data Eps. J da -0 MOR -de 1881 Date Sta Date Date Expulsion 2 THLSISI dy My マコンシェン ds 50 db dy E azarao Data onta Select/Addrees En mils Touth lable. E aza, ao 0 XXX 0000 do 001 di 010 dz dz 011 00 dy di 0 db 0 dy 1

Using Multiplexers as Boolean Function Generatore.

A untiplexer consists of a set of AND gales feeding a single output the gate. because any boolean function can be realized using AND-OR and NOT chenneting, everything that is needed to realize a logic function is found in a untiplexer.

Each AND gate in a Multiplexee can be used to generiate a minteren when the no. Of variables in the minteren is equal to the no. of select dires on the Multiplexee.

For ex: an &: 1 Mox has 3-select lines, so it can be used to generate upto 2<sup>3</sup> minterms. By connecting the function variables directly to the belevet inputs, a untiplexer can be made to select the AND gate that corresponde to the minterim on the function.

le a minterion existe in a function, we connect the AND Galt date input to 1. if does not exist we connect it to a 0.

#### Scanned with CamScanne<sup>1/21</sup>

Then, when a minteren occurs, the select lines switch the AND input 1 to the output . Example! Realize the expression F= f(x,y,z) = E(1, 2, 4, 5, 7) using 8:1 MOX. Sal Do w Function op.  $F = f(x, y, z) = \Sigma(1, 2, 4, 5, 7)$ ENABC xyz Valiable Eps. Example 2: we can increase the no. of - e by connecting the multiplexer data inputs to 0, 1 variable of complemented variable. Pot ex', a 4-variable Boolean function


#### Scanned with CamScanner<sup>22</sup>

2.15  $T = f(w, x, y, z) = \sum (0, 1, 2, 4, 5, 7, 8, 9, 12, 13) can$ be realized using an 8:1 Mux. Three variables are used as select inpute and the fourth is connected as needed to the Mux data inputs.  $T = \overline{\omega}\overline{x}\overline{y}\overline{z} + \overline{\omega}\overline{x}\overline{y}z + \overline{\omega}\overline{x}\overline{y}z + \overline{\omega}\overline{x}\overline{y}\overline{z} + \overline{\omega}\overline{x}\overline{y}z$  $+ \overline{w}\chi z + w \overline{\chi} \overline{z} + w \overline{\chi} \overline{z} + w \chi \overline{z} + w \chi \overline{z}$ let us consider wry as called lines of 8:1 Marx.  $T = \overline{w}\overline{y}(\overline{z} + z) + \overline{w}\overline{y}(z) + \overline{w}\overline{y}(z + \overline{z})$ + wxy(z) + wxy(z+z) + wxy(z+z)+wxy() w 1 Jx 1y (0) S25, S0 T (2+2)=1 000 001 Z+2=1 010 011 (2+Z)=1 100 101 D 2+2=1 P.T.O. 110 D 111

## Scanned with CamScanner<sup>23</sup>

1. (-11-42) - - (Para, 4-8, 7.8.9.1) -Lo -Z -J f 3.0 53 8:1 Mux Ry F R HER + E BARCOS En S2 SISO Excut SP E=1 - Spiro Let us consider ' prof as color lines of wny (ETE) + WREGE) + WARGE + WARGE + Way(2) + WXY(2+2) + WXY(2+2

16:1 max using 4:1 mp



2.150 Using X-Map. f= loxg+ Lixy+ Izny+ Izny.) and E=1. Expression for 4:1 Mux. To implement f = f(xyz) = Em (0,2,3,5) - Assume x is placed on the SI line and Y is placed the So line - fig shows a 3-variable k-map along neith this assignment indicated by double arrows. So car yZ 11 00.01 10 O Ip Siend Tan Is 2=1, y=0 X=0 Y=0 Z To Map Iz Map x=0,y=1 2=1,4=1 & nap Iz map · TozZ · 4=1(2+2) DI 0 2-2 00 23=0

## Scanned with CamScannel<sup>27</sup>

2.16 Realize the following Boolean function using least no. of Ics. S= f(a,b,c,d,e) = > (8,9,10,11,13,15,17,19,21,23,24,25 26,27,29,31) Son step 1: Simplify the expression alc 000 Step 2: Simplied expression al S= be + be the Step3: Dhaw the logic diagram and determine the no of ics needed to realize the function. S=autbethe = ae , be, be

## Scanned with CamScannel<sup>28</sup>

Steph: Determine the untiplexee size based on the no. of remaining Variables.

Four Variables demain after simplification, permitting a single 8:1 or 4:1 mex Solution. The 4:1 mux Solution can be found by plaing the simplified equation into a k-map as shower.

ab 00 11 01 10 0 8 12 4 00 Minterus 13 9 01 1 15 7. 11 10 6 14 2 10

The 8:1 Solution for the equ is as shown W -S=aetbitbe Y

G

ABC

# ADDERS & SOBTRACTORS.

Adding 2 Single - bit binaeig values produces a sum and a caevery output. This operation is called a half-add and the circuit that realizes the function is called a half-adder.


Adding two single - bit binaeny values weith the inclusion of a cavery input produces two outputs, a sim and a carry, this circuit is called a full adder.


Tourth lake of Half addes.

#### Scanned with CamScanner<sup>30</sup>

alf Addes Logic Diagram X ( Y = Sum ×\_ XY = Cont. 82 Sum= xy + xy Y -Cont = XY. 11-USing NOR Using n AND 5 4. (1.2) - X Y + X Y - X +

218 Touth Table of Full adder. X 12 Cin S Cont 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 2 3 0 1 1 0 1 4 1 0 0 1 0 5 1 0 1 0 1 6 1 1 0 0 7 1 1 1 1 Boolean Equations  $S = f(X, Y, Cin) = \sum m(1, 2, 4, 7)$  $Cont = f(X, Y, Cin) = \sum m(3, 5, 6, 7)$ Full Addes K-Maps. S= XYGin + XYGin + XYCin + XYCin =  $\operatorname{Cin}(\overline{x}y + x\overline{y}) + \operatorname{Cin}(\overline{x}\overline{y} + x\overline{y})$ S = X OY OUW






# Scanned with CamScanne<sup>‡34</sup>

2.20 ofic Diagram. 14 + 18 + 1× × - Bont , Full Subtractor. Truth Table ... X Y Bin D Bout 0 0 0 0 0 0 001 1 2 01 0 1 3 01 1 0 0 100100 4 5 110 0 0 6 111 1 1 7 Boolean Equation.  $D = f(X, Y, Bin) = \sum m(1, 2, 4, 7)$ 2 xyBint XYBin + XYBin + XYBin = Bin (Xy+XY) + Bin (XY+XY) D = X OY O Poin

#### Scanned with CamScanner<sup>136</sup>



## Scanned with CamScanne<sup>137</sup>

2.21 Cascading Full adders. - Two halforddeers can form a full addee An <u>n-bit</u> addes can be britt by Caseading (connecting in Series) <u>m</u> full addere Each full addes represents a bit position. The reast significant bit position can be a half addes, because a cavery from a less significant position does not exist tach carry out from a fulladdes becomes the carry-in to the next higher order adder. fig shows caseading four full addess to forma 4-bit Adde Xo Yo XIXI 1×2 1×2 1×3 1/3 Cont to PA E to PA E Go PA-Lo FA Ssssso -> sum outputs operands. X0X1 X2 X2 Y . Y. Y. Y2

#### Scanned with CamScannel<sup>38</sup>

The carry in input of the heast Significant full adder is grounded. 2 Binary inpute X (X3×2×, X0) and Y (YEY2Y1Y0) ase presented to the adder from external source. The add time required is determined by calculating the propagation delays \*\* therough the full adder. The carry propagale from one-fulladder to the next higher order full adder. This type of addition is called supple Casery propagation ( Addition ). Perepagation delay -> is the delay time between the input and output vollage levels as the op changes (propagate) from a logical 1 to a logical O. op.

- Total add delay time is the product of the sum of the no. of stages in the addes and the carry-in to carery-out propagation delay time. The carry-in to carry-out propagation delay is need instead of the input to sum output delay because it is the signal that supples from one fulladder to another. Let us Assume propagation delay for Xorgate be 8ns., OR gate - 5hs, Andgate - 603 So The propagation time from any date input (X,Y, Cin) to the sum opis tpd = Sns + Shs = 16 ns. Peropresation delay from any date-input (X, Y, Cin) to the cont of a full addes using

2 halfaddeus is

tpd= Sns+ 6ns+5ns =

19 ns.

The total propagation delay four the u-bit Addes ( using 2 half adders per adder) is tpd = 1925 + 3 (135+ 5ms) = 19ms + 3 (11) 19ms + 33ms = 52ms LSB Addes 11vs cach for the oltre. 3 Adders. 16 2-16ms (21p) eleng in shing 1211 - 36 Sy = 33-P16, = 49 Mg

LOOK AKEAD CARRY ADDER

The look ahead cevery, or fast carry technique reduces propagation times through the adder This is accomplished by generating all the Endividual carry terms needed by cach full addes in as for levels of logic as pollible. The sum of any filladder slage in a multiple slage adder is weitten Sj=Xj @Yj @ Cmj. The Cing town must be generated based on all values of X and Y that precede the 3th full adder as showen in fig. xj \_\_\_\_\_) Sp Sp Look. Contj 6-1 -7 thead 70 ->> Carry Loyic Cino -> fig: generation of Chy for a look ahead

2.23

by the exclusive-or-gates prior to entering the parallel binary adder and the necessary initial carry-in of 0 is provided.

sary initial carry-inter one pro-Since the operands in subtraction can be either signed or unsigned, the output of a binary subtracter must be interpreted appropriately. For example, for unsigned operands, the output from the binary subtracter of Fig. 5.4 is the true difference if the minuend is greater than or equal to the subtrahend. However, the output from the subtracter is the 2's-complement representation of the difference if the minuend is less than the subtrahend. Again the reader is referred back to Chapter 2 for the details of binary arithmetic with signed and unsigned numbers.

#### 5.1.2 Carry Lookahead Adder

In view of the fact that subtraction is readily achievable through the addition of complements, further discussion of the addition/subtraction process is restricted only to the realization of binary adders.

Although the operands are applied in parallel, all the networks illustrated thus far in this section are subject to a ripple effect. The ripple effect dictates the overall speed at which the network operates. To see this, consider the ripple binary adder of Fig. 5.3. It is possible that a carry is generated in the least-significant-bit-position stage, and, owing to the operands, this carry must propagate through all the remaining stages to the highest-order-bit-position stage. For example, such a situation occurs when the two *n*-bit operands are  $01 \cdot \cdot \cdot 11$  and  $00 \cdot \cdot \cdot 01$  so that the *n*-bit sum 10 · · · 00 is produced. Assuming the binary full adder of Fig. 5.2, two levels of logic are needed to generate the carry at the least-significant-bit-position stage, two levels of logic are needed to propagate the carry through each of the next n-2 higher-order stages, and two levels of logic are needed to form the sum or carry at the highestorder-bit-position stage. If each gate is assumed to introduce a unit time of propagation delay, then the maximum propagation delay for the ripple adder becomes 2n units of time. Of course, this is a worst-case condition. However, since normally all signals must complete their propagations through a network before new inputs are applied, this worst-case condition becomes a limiting factor in the network's overall speed of operation. To decrease the time required to perform addition, an effort must be made to speed up the propagation of the carries. One approach for doing this is to reduce the number of logic levels in the path of the propagated carries. Adders designed with this consideration in mind are called high-speed adders.

Equations (5.1) and (5.2) are the sum and carry equations for the outputs at the *i*th stage of a binary adder. As seen by these equations, the sum and carry outputs at a given stage are a function of the output carry from the previous stage, which, in turn, is a function of the output carry from still another previous stage, etc. This corresponds to the undesirable ripple effect. If the input carry at a given stage is expressed in terms of the operand variables themselves, i.e.,  $x_0, x_1, \ldots, x_{n-1}$  and  $y_0, y_1, \ldots, y_{n-1}$ .

 $y_{n-1}$ , then the ripple effect is eliminated and the overall speed of the adder increased. To see how this is done, again consider Eq. (5.1) for the output carry at the *i*th stage, i.e.,

> $c_{i+1} = x_i y_i + x_i c_i + y_i c_i$ =  $x_i y_i + (x_i + y_i) c_i$

# CHAPTER 5 Logic Design with MSI Components and Programmable Logic Devices

The first term in the last equation,  $x_i y_i$ , is called the *carry-generate function* since it corresponds to the formation of a carry at the *i*th stage. The second term,  $(x_i + y_i)c_i$ , corresponds to a previously generated carry  $c_i$  that must propagate past the *i*th stage to the next stage. The  $x_i + y_i$  part of this term is called the *carry-propagate function*. Letting the carry-generate function be denoted by the Boolean variable  $g_i$  and the

$$g_i = x_i y_i \tag{5.3}$$

$$p_i = x_i + y_i \tag{5.1}$$

the output carry equation for the *i*th stage is given by

$$c_{i+1} = g_i + p_i c_i$$

Using this general result, the output carry at each of the stages can be written in terms of just the carry-generate functions, the carry-propagate functions, and the initial input carry  $c_0$  as follows:

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 c_1$$


 $= g_1 + p_1(g_0 + p_0c_0)$ 

 $d = g_1 + p_1 g_0 + p_1 p_0 c_0$  and a set of a set of a set of (5.6) mention two 4 hit operands is shown in Fig. 5.9. Generalizing from  $c_3 = g_2 + p_2 c_2$  and  $c_3 = g_2 + p_2 c_2$  and  $c_3 = g_2 + p_2 c_2$  and  $c_3 = g_2 + p_2 c_2$  $= g_2 + p_2(g_1 + p_1g_0 + p_1p_0c_0)$  $= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$  (5.7)  $c_4 = g_3 + p_3 c_3$  $= g_3 + p_3(g_2 + p_2g_1 + p_2p_1g_0 + p_2p_1p_0c_0)$  $= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$ (5.8)

 $c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \dots + p_i p_{i-1} \cdots p_1 g_0 + p_i p_{i-1} \cdots p_0 c_0$ (5.9)

Since each carry-generate function and carry-propagate function is itself only a function of the operand variables as indicated by Eqs. (5.3) and (5.4), the output carry and, correspondingly, the input carry, at each stage can be expressed as a function of the operand variables and the initial input carry  $c_0$ . In addition, since the output sum bit at any stage is also a function of the previous stage output carry as indicated by Eq. (5.2), it also can be expressed in terms of just the operand variables and  $c_0$  by the substitution of an appropriate carry equation having the form of Eq. (5.9). Parallel adders whose realizations are based on the above equations are called *carry lookahead adders*. The general organization of a carry lookahead adder is shown in Fig. 5.7*a* where the carry lookahead network corresponds to a logic network based on Eqs. (5.5) to (5.9). The sigma blocks correspond to the logic needed to form the sum bit, the carry-generate function, and the

(5.5)



## Scanned with CamScanner<sup>45</sup>

2.25 BINARY COMPARATORS. A binacy magnitude comparator is a logic civicuit that provides contput information indicating the relative magnitude of 2 Enput operands. 3 output conditions exist as a result of comparison of & operands. i) A is equal to B. ii) A is yreater than B iii) A is less than B. I - Bit comparator. courider the care where both operands A and B are single lat landery numbers. Truth Table ofs. AB A=B ASB ALB 0 0 01 81 0

Scanned with CamScannel<sup>46</sup>

The equations for each output are  $(A=B) = A'B' + AB = (A \oplus B)'$ (A>B) = AB' = A'B. (ALB) Loyic Diagram. 1)0-— (A=B) (AYB) 10 -(ALB) 2-Bit comparentar. Increasing the Size of the operand to two bits liesults ĩn  $(A = B) = f(a_1, a_0, b_1, b_0) = \sum_{(0, 5)} (0, 5, 10, 15)$ (A>B) = f(a, ao, b, bo) = 5(4, 8, 9, 12, 13, 14)  $(ALB) = f(a_1, a_0, b_1, b_0) = \sum (1, 2, 3, 6, 7, 11)$ 

#### Scanned with CamScannel<sup>47</sup>

TRUTH TABLE.

outpuls AzB A>B Inputs A B ALB 0,00 5,50 0. D 00 01 00 11 1.1.1.1(2) D P.T.

#### Scanned with CamScanne<sup>148</sup>

2.26

& Iran ho A=B

K Map for A=B = 2(0,5,10,15) bibo (A=B)= a, aob, bo+ a aob, bo T + a, aob, bo + a, a, b, bo K Map for (A>B) = 5(4,8,9,12,13,14) 2100 00 (A7B) = Qob bot 9,6 EV O K tagast to (ALB) = E(1,2,3,6,7,11) k map for b160 00 ajao a, b, (ALB) = ajão bot + ap bibo 

Peroblems - Module 2. 1. Emplement the following functions in maxteum canonical form very 2 to 4 line deroder neith artice dow outputs.  $f_1 \in (a, b) = TTM(1, 3)$  $\beta_2(a, b) = T(0, 2, 3)$ a 2-4 00 6 \_\_\_\_\_a De vodee 1 2 -0 f2 Emplement the following functions using -2. 3-8 Derodee  $f_1(a,b,c) = \sum m(0,4,6,7) f_2(a,b,c) = \sum m(1,4,5)$ 3-8 0 Decodes 1 a2(2) b (1) 3 c \_\_\_\_\_ao (o)

#### Scanned with CamScanner<sup>50</sup>

3 Emplement the following functions using a decoder minimizing the no. of inputs to be summed.  $f_1(a_1b_1c) = \sum m(0, 2, 3, 5, 6, 7) = T M(1, 4)$  $f_2(a,b,c) = \sum m(1,3, 4, b, 7) = T M(0,2,5)$ 

Solu

observe that the no, of inputs to each or Galt would be the no. of mintesme in the expression. We can reduce the typots by implementing finstead of f and finly invest the OR output by f.

- This can kimply be done by replacing the OR gate with a NOR gate.

This procedure can be adopted when the no. of minterines in a function is more than half the total no. of possible minteres.

-3-8

a2(2)

ay (1)

-ao(0)


Dec. S ) fi

A Emplement the following functions expressed in maxtesin canonical form in two possible ways using 3 to 8 Decoder. fi(a,b,c) = TTM (2,3, 4,5,7)  $f_2(a,b,c) = TTM(0,2,4,6,7)$ Solt  $f_i(a,b,c) = \sum m(0,1,6)$ 4 f2(a,b,c)= 5m(1,3,5). Using Minterin 11111 3-8 0 Decodez a2 (2) a 3 a1(1) 4 5 as (0) 6 Using Maxtern 3-8 Devely a2(2) a 3 a1(1) ч a. (0)

#### Scanned with CamScannel<sup>352</sup>

( Implement the following functions using 3 to 8 Decoder with Active low outputs. fi (a,b,c) = TIM (0,1,3,5,6) f2 (a,b,c) = TIM (2,3,4,5,7)


Solt Case 1



abc	YoY, Y2Y3Y4Y5 84
000	0 1 1 1 1 1 1
001	1011111
010	1101111
011	1 1 10 1111
100	11 1 01111
101	111 1 1011
110	111 1 11011
(1)	11 1 1 110

Case? To deedice the no. of inputs to the AND gate we can implement fi and F2 and finally invent or replace by NAND gale in place of AND gate f= TTM (2,4,7) E= TM( D, 1, 6).

#### Scanned with CamScannel<sup>153</sup>



#### Scanned with CamScanne<sup>154</sup>

Using or gates along with a decoder with uncomplemented outputs, implement the following with minimal gate eps. fila,b,c) = 5m (1,3) B(a,b,c) = Em(3,6,7) Solt 0 a,(1) 3-8 a,(1) Dee ado) Dee 5 6 (+, V. 5.0) M 5 = (F.J.S.1) MT = (A (7): constant a 3 to 8 line decoder wing 2, 2-4 line Decoder. " aza, ao Yo Y, Y2 Y3 Y4 Y5 Y6 Y9 000 1000000 00 1 0100000 0 010 0010000 01 1 0001 0000 000 1000 100 00000100 000000010 100 000 000 111

#### Scanned with CamScannel<sup>355</sup>

The MSB & is connected to enable input as shown. - abc=Yo 0 6 02 2-4 1 C 0, 2-4 2 0 E Dec 3 1 - abc=y, 2 - abc=y2 - abc=y2 implement the following with uncomplemented (8) outputs. a)  $f_i(a_{1}b_{1}c) = \sum (0,1,5,6,7)$ B(a,b,c) = Zm(1,2,3,6,7) b) fi(a,b,c) = 5m (0,2,4)  $\beta(a,b,c) = \sum m(1,2,4,5,7)$ 

#### Scanned with CamScanner<sup>156</sup>


( Using decoders with complemented ops, implement the following function gains with minimum gate eps. a) fila,b,c) = TIM (0,3,5,6,7) B2 (a,b,c) = TTM (2,3,4,5,7) b) fi(a,b,c) = TM(0,1)7)  $f_2(a,b,c) = TTM(1,s,7)$ c)  $f_1(a,b,c) = TM(0,3,5,6,7)$ B(a,b,c) = TIM (2,3,4,5,7) 10 74LSI38 Decoder. Enable & G2A' Enputs & G2B'

Teurth latte

	,	a strate same and a strategy and
- 414iA 92B	ABA	Yo Y, Y2 Y3 Y4 Y5 Y6 Y7
O XØ X	XXX	1 1 1 1 1 1 1
X 1 X	XXX	11 1 1 1 1 1
XXI	XXX	1111111
100	000	0111111
100	001	2011111
100	010	4101111
100	011	11101111
100	100	11110111
100	101	11 1 1 1 0 1 1
100	110	1 1 1 1 1 0 1
100	111	1 1 1 1 1 10
14		
Ex: flo	abc)= Eh	0,3,5,4 7. Plato = 19-
J	-	0,3,5,6,7. f(a,b,c) = Sm (34)
10	10 8 T	
		= TIM(1, 2, 4)
9 VCC		24
2	61.00	Yo
5 A-	A	Y
B-	_B ↓C	Y20
-		
	7413	8- Y3 Y4 Y5
4A	1 41	Y5
G	5	16 Ya
2	-	

MZ

Implement the fellowing towner THE Country #((a, b, a) = ≥ 0, 2, 4 = (ante 1)= = = 11, 2, 44, 5, 7. Case 1 - Breat -Case 2 - H + dillet for -> for = -T ex ( on sult ) 山田田 - -Emplement the following multiple of frenchions reling to THIS 5 and as benal Gale - Ales south the tames later P= \$ (\*". ") = = [x, 2, S, 4) q = f= (x x=) = T (25)(23)



14  $G = f(X,Y,Z) = \pi(3)$ is  $G = f(x_1y_1,z) = \sum (0, 1, 2, 4, 5, 6, 7)$ x-C 4. Y - B Z - A JC. 42 74138 73 (c) Var am tG, Tr G2A1 G2B1 write block diagran representation of fulladder using 3:8 Decoder. (16) Som ABE Sum CY 0 001 1(4) Sum  $(A, B, C) = \sum 1, 2, 4, 7$   $Cy(A, B, C) = \sum 3, 5, 6, 7$  ABOD = A010 1(12) 011 0 1(3) 100 1(14) 0 101 0 1(2) 110 0 KY6) 111 1(17) 1(77)

M2(A) the implementation is drawn hat me 3-8 Yo Dec. Y1 4 12 B Y3 74 E Yc Vec. YG GZA 47 42B Emplement the following function using a 4 to 1 Mux abc  $f(a,b,c) = \sum m(0,1,2,7)$ 0-000 1-001 Solt 2-010 + = abc+abc+abc+abc. 7-111  $=\overline{ab}(c+\overline{c})+\overline{ab}(\overline{c})+ab(c)$ In terms of a 2 variable function, we can express this as  $f = \overline{ab(1)} + \overline{ab(c)} + ab(c) + ab(c) + ab(c)$ = ab (do) tab (d1) tab (d2) tab (d3) Assuming enable is at logic 1, ab as addrees lines / select lines.

#### Scanned with CamScanne<sup>162</sup>

The implementation is shown below do 43 d  $f = \sum m(0,1,2,7)$ 4:1 Mux ·dz E azai Emplement the following function (18 using 8: 1 Mux.  $f(a,b,c) = \sum m(0,4,5,b)$ Solt do d, d, -dz >f=Zm(0,4,5,6) dy de 0 dz E may as

#### Scanned with CamScanner<sup>63</sup>

(a)  

$$f = \sum m(1, y, s, t)$$


$$f = \sum m(1, y, t)$$

$$f =$$

л

## Scanned with CamScanner<sup>164</sup>

do, d, , d2, d3 is as showen.



#### Scanned with CamScanne<sup>165</sup>

## Scanned with CamScannel<sup>166</sup>

do-map dima dema b=1(=0 6=0 6=ト 6=1 0 CEO 0 1 C=0 0 a 200 a 0 1 do=a.  $d_1 = 1$ dz =a =0, do do 4: MUX 0 > f (abc) = Sh(1,4,5,7) da E az ai b Emplement the following using 8:1 Mux. Treat a, band c as the ines. f(a, b, c, d) = Zm(0, 1, 5, 6, 7, 9, 10, 15) ab loo 201 10 11 59 01 0 0 00 0 91 0 0 9 U 0 Ø 10


#### Scanned with CamScanne<sup>167</sup>

M2-SOM The 4- variable map with sub-function is as shown and 00 01 10 to 00 (1 1 00 0 Ody aza, Oh Ida 01 11 O O de T. Ort VJ ab do=1, di=0, d2=d, d3=1  $d_{u=d}$ ,  $d_{g=d}$ ,  $d_{f=0}$ ,  $d_{q=d}$ do 0 + di + de f=Em (0,1,5,6,7,9,10,15) dy 8:1 f dy ds de dz F 92 91 90 ab

#### Scanned with CamScanne<sup>168</sup>

22 amplement the previous problem using 4:1 mux with a & b as select lines. as do Solt 01 11 10 00 1 1 0 Ode azao 01 0 1 1 1 de 1 1 0 0 1 0ds 10 0' 010 Subfinition maps are as follows. do map 00 01 11 10 1100 =0 do di map 10 00 d, 0 TD = dpc dy map 01 10 00 1 0.) dz=cd de - map 11 10  $d_2 = \overline{c}d + c\overline{d} = c\Theta d$ 0 O

#### Scanned with CamScannef<sup>69</sup>



M2 Page


3 to 8 Decodes


		1
N2 X4 XO	Yo Y1 Y2 Y3 Y4 Y5 Y6 Y7	1
000	10-000000	- na rino
001	01000000	The Ho
010	00100000	Tox, no
011	0 0 0 1 0 0 0 0	xx xx xo
100	0 0 0 0 1 0 00	22 24 20
101	0 0 0 0 0 1 00	no x xo
110	0 0 0 0 0 0 10	XXXXXO
111	00 0 0 0 0 0 0 1	xxxx0.

 $Y_{0} = \overline{\chi_{2}} \overline{\chi_{1}} \overline{\chi_{0}} = mo \quad Y_{1} = \chi_{2} \overline{\chi_{1}} \chi_{0} \quad \overline{\chi_{2}} = \overline{\chi_{2}} \chi_{1} \chi_{0}$   $Y_{3} = \overline{\chi_{2}} \chi_{1} \chi_{0} , \forall u = \chi_{2} \overline{\chi_{1}} \overline{\chi_{0}} \quad \chi_{5} = \chi_{2} \overline{\chi_{1}} \chi_{0}$   $Y_{6} = \chi_{2} \chi_{1} \overline{\chi_{0}} \quad Y_{7} = \chi_{2} \chi_{1} \chi_{0}.$ 

generally no an decoder is a minteren generator.


By using ou galée in conjunction with an n to 2<sup>n</sup> deroder, realizations of Bodean functions are possible.





Scanned with CamScanner<sup>172</sup>

Mp PB Yo = Not xy tho = Mo 0 41 20 12 2 -0 3-8 3 13 Decode 4 5 6 26 1 YX C Ep: fi(x2x4x0) = TM(0,3,5) = f2 (232420) = TTM (2,3,4) 0 3-8 2 3 0 No Dadle 4 N 2 5 6 7 0



### Scanned with CamScanner 74


Maxteren Canonical formulas using nto 2" line decoders. fi (x2x1x0) = TIM (0,1,3,5) f2 (x2 x, x6) = TIM (1, 3, 6,7) Maxteeun canonical can be concerted into an equivalent disinteren canonical formula For ex f, (x, x, x;) = TIM (0,1,3,5)= EQ,4,6,7) F2 (222420) = TTM (\$1,3,6,7) = Z(0,2,4,5) 0 3-8 no-1 Deroder 45

The expression can also be weitten as fi(x2x1x0)= TTM(0,1,3,5) = Zm(0,1,3,5) f2 (12 x1 x0) = TTM (1,3,6,7) = Sm(1,3,6,7) 0 20-0 -1 24 -3 n\_ S (F.J.V. (J.Z. (2, 210) M (Z, N, (B), Z, (B, J, S, (B), M) 3 to 8 line decoder using Nand gates. x y no Yo YI Y2 Y3 Y4 Y5 Y6 Y7 Maxteon 3 000 1 d marta 01 27424720 1.1 001 1 10 1 1 12-12/1-120 101 1 1 1 010 35+TI +no 1 1 1 10 25 + Thit to 011 0 1 1 To + 24+ no 1 1 100 No+X+Ko 11 1 1 101 11101 x5+xpno 1 1 110 11110 No the the 111 11 Therefore = No. X, No = The The Tho


## Scanned with CamScannel<sup>76</sup>


Decoders

D. 2:4 decodes - 7415139




3 3 to 8 decoder -> 74LS138





@ B:1 Multiplexez - 7415151



· · · · · . . . . . . . . PROGRAMMABLE LOGIC DEVICES. (PLDS) A programmable logic derice is ageneral name for a digital inlégerated count Capille of being programmed to provide a valiety of different logic functions. - Simple combinational PLDE are capable of healizing from & to 10 functions of 4 to 16 valuables with a single integrated cilumit. - More complex PLDS may Contain thousands of gates and flipplops. - Thus a Single PLD can breplace a large no. of integrated identity and thus leads to lower Cost design. when a digital system is designed veriga PD changes an the design can easily be made by changing the programming of the PLD without having to change the wishing in the System. Barr E -

Peroprammable Logic Aerays (PLAS). A programmable doge aleany performs the same functions as ROM. A PLA with n inpuls and m outpuls Can realize <u>m</u> functions of <u>n</u> valiables. The internal organization of the PLA consiste of Dan AND array which realizes selected product leenne of the input valiables. D'The OR allary ORs together the product teems needed to perform the culput punctions. SO PLA implemente à Sum of produits expression. 7 OR n ip { AND lines } Assence ARRAY 1 -- 1 k-word lines m-output linee. 'fg(1) : Peroleannable doge tory Structure

Fig (2) Shows a PLA which gualizes the Sop expression. Product terms are folmed in the AND alway by conneiling Switchip elements at appropriate pointe in the alray.

- Example: PLA with 3 Enguls Five product terms and Fors ontpuls.
  - PLA Table

>	Product term	Inputs	ontpuls	
	d'a st	ABC	POFIZES	
	A'B'	0.0 -	1010	Fo=AB+AC
	AC' B	1-0	1100	FI= AC'+B
		-   -	0101	Fa=AB+BC
	BC	-10	0010	F3=B+AC.
	AC	1_1	0001	

To form A'B' smitching elements are used to connect the first word line with A'and B'lines. Switching elements are connected in the OR array to select the product terms needed for the output functions.

for example For A'B' + Ac', Smithing elements are used to connect the A'B' and Ac lines to the Fo line. The connections in the AND and OR assays of this PLA make it equivalent to the AND-OR askay of fg(3). A B CI AB +Va-m +vam. R to am +Vam Na M fig(2): PLA with 3 inputs, 5 product leave and 4 outputs. OR ARRAY ABI Ac B Bel AC AND ARRAY 19(3): AND - OR ARRay Equivalen

.PLA Table - the contents of the PLA is specified in this latte. The input Side of the table specifies the product terms. The symbols 0,1 and indicate whether a variable is complemented, not complemented of not present in the conseponding product term. The output side of the table specifes which product terms appear in each output function A Los & Endicates whether a gren product term is present or not present in the corresponding output functions. Thus the first siew is the table indicates that the deem A'B' is present in origint functions Fe & Fg. Example 2 Realizing fi= Em (2,3,5,7,8,9,10,11,13,15) equining f2 = Em (2,3,5,6,7,10, 11, 14,15 PLA.  $f_3 = \sum (6,7,8,9,13,14,15)$ fi= ubd+b'c+ab' f3 = bc+abc+abd fz= C+a'bd

Sof PLA Table (table 2) abid hfzfz abd 01-1 110 11-1 abd 101 abo 100 -101 6 C 100 -01. C 010 bC - 11 001 fg (A) shows the corresponding PLA Stouluse which has 4 inputs, & product terms, and 3 outputs A dot at the intersection of a wordline and an input of output line indicates the presence of a suitching element in the allary abd able 60 C bC (4) PLA Structure

tach now in the PLA table represente a general product term. Therefore, zero, one of more nous may be selected by each combination of input values. To determine the value of fi for a given Enpit information / combination the rames of fi in the selected nows of the RA take must be oked logetice. Folithe table 2 (1) if about = 0001, no rows are selected and all fis are 0. @ 1 abid = 1001, only the third non is selected and fiß f3 = 101 (3) if abid = 0111, the first, fifth and sixth rows are selected. Therefore h=1+0+0=1, h=1+1+0=1 and 3=0+0+1=1 PLAS can be mask - programmable and field pogrammable - Mask programmable type is programmed at line of manufacture - Field programmable PLA has programmable interonneition pointe that ne electronie charges to slote a pattern in the AND and OK allays.

PROGRAMMABLE ARRAY LOYK (PAL) The PAL is a special case of programmable logic allay in which the AND allay's programmable and the OR array is fixed. - The basic structure is some as PLA. - Since AND array is programmable, the PALis lels expensive atten the more general PLAS PAI is earier to program. Logic designere frequently nee PALS to replace Endividual logic gates when several logic functions must be realized. Fig (Sa) représente à segment et an unprogrammed PAL. - Non invested output 2 - Envorted output The symbol reprente an Engent buffes which is logically equivalent to A buffer is ned because each PAL input must drive many AND gate expute.

- when the PAL is programmed, some of the interconnection points are programmed to make the desired connections to the AND gate inpute. connections to the AND gate inputs in a PAL are represented by X's as showen. A = D - ABC = + + D - ABCEXAMPLE: REALIZATION OF FUNCTION II I + I'I ning PAL. The X's , indicates that I, & Ia' lines are connected to the first AND gate, and the I's Iz lines are connected to the other gate. I I Ig Iz I I D ontput I2-2 fg (3a): Unprogrammed 五五五五 5-2 x II2 x I'I2 DED BITZ'+E'IZ 5-12 fg (3b): Programmed

txample 2: Implementation of fulladdes neing PAL. Sum = XY'cin+ XYCin + XYCin + XYCin Cont = Xkin + YCin + XY. Fig (6) Shows a Section of PAL where each OR gate is deriven by 4' AND gates. The X's on the diagram show the connections that are programmed into the PAL to Emplement the full adder equations. Rol ex:, the first now of x's implements the product team L'y'cin. × Y Y Can Cân X-D Y-12 Gin-Do Sum Xcin ycin Cont \$58(6): Emplementation of full addes noing PAL

MODULE 3: FLIP FLOPS - PARTA 3.1 > Basic Bistable elements hatches V > Timing considerations of > Master - slave Ripplops (Pulse Torigqued FIF) > SR Flipplops > JK Flipplops > Edge Triggered Flip Plops X > characteristic Equations. )\_ (`,

Interoduction to segmential circuite.

A sequential circuit is defined as a circuit in which the output at any instant are dependent not only you the inputs present at that instant but also upon the past history of inputs. - The past history of inputs must be prescend by the network. - Therefore sequential networks are Said to have memory. - There are 2 basic types of sequential CKts/networks. They are distinguished by the. timing of the signals with in the network. () A synchronous sequential network is one in which its behavior is determined by the values of the signals at only discrete Enstants of time. - These circuits have a marter clock generator which produces a sequence of clock foulses. D'Asynchronous estremt le one in which its behavior is Emmediately affected by the Enget Signal changes

The basic logic element that 3.2 provides nemotry in many sequential Circumit is the Flip-Flop. The Flip- Flop is a Simple Sequential circuit. It is known that sequential clounite require the existence of feedback. teedback is present in Plip-Plop circuits. A flip-flop thas 2 stable conditions (Porstathe). To each of these stable conditions is appointed a state of the storage of a binary symbol. THE BASIC BISTABLE ELEMENT. - Flip-flop vount is the basic bistable element as Showen. x Dox q & y Doy a fig (1): Basic Bistable element. - This circuit has 2 outputs. It consists of I cross coupled not gates i.e., the output of the first not gate serving as the signt to the second and the output of the second not gate

/

Hence the & output teeminal is called the nounal output. & & is suferend to as the complementally output. when the device is Storing a 1, it is said to be in its 1-state or set when the device is storing a 0, it is said to be in its 0-state ou nevet. The basic bistable element has no inputs. when power is applied, it becomes stable in one of ile & stable states. It remains in this State until power is removed. A Flipflop is a bistable derice, with inputs, that remains in a given state as long as power is applied and until Enpit signals are applied to cause its op to change The procees of storing a 1 into a flippop is called <u>Setting</u> os presetting the flipflop and Storing a O is called resetting of cleaning the flipplop.


## LATCHES

Storage devices called latches formone class of flipflops.

- The output essentially responds Emmediately to changes on the Enput lines, although a special conterol signal, called the enable or clock, might also need to present.

SR LATCH.

Fig(2) shows the SR (set-Reset) latch that consists of 2 cross - coupled nor gates. It has 2 Exputs, S and R and 2 ops Q SQ



Thuth Table				
Euputs SR	ontruls Q+ Q+			
00	QĀ			
01	01			
10	10			
ll	0* 5*			

\* unpredictable behavior vill result if Enprits return to O Simultaneously.

Latch is in one of its two stable stales when these enports are applied.


En the table, & denotes the present state of the latch i.e., & is the state of the denice at the time the Emploid signals are applied. At is called the next state of the latch. For S=0, R=0, the entries & and & in the At and At cohumns, are interpreted as the dext state of the denice & s the same as its present state.

Por S=0, R=1, Q=0 Q=1 Por S=1, R=0, Q=1, Q=0. 3.4

For the above 3 Situations the outputs & and & are compensationy. when S=1, R=1., outputs of both nor gales = 0. consequently they are not complementary outputs. S=R=1 Enput is frequently regarded as a forbidden input condition. An application of the SR Latch : A SWITCH DEBOUNCER. s Q figr(4): A switch Debourner IR a ti

## Switch/contact Bounce.

when a mechanical Switches Such as toggle Switches of push brittons alse Switched from one position to the other, Serveral make and Isreak operations occur at the Second position Called Switch bounce or contact bounce.



when the center contact is moved from X to Y at time t1, the vollage at X gels to zero as soon as the contact leaves X.

However when it touches Y, several make and treak operations take place due to the spring like nature of the contacts. A similar occurrence can be seen at X, when the center contact is moved from Y to X at time to resulting in wff as shown above.

This effect is called the suitch Source

This is underivable when used with digital circuite because 4/10 trandtz for example, the logic level gread by a gate connected to y could be a 0 or 1. depending on the instance when the switch is read, leading to unpredictate resulte, such a switch bounce can be eliminated by the use of SR latch.

Let the center contact of the switch be initially at position \$\$. Therefose S=0, R=1, normelting Q=0 and Q=1. as seen for time  $t \perp t_1$ . At  $t=t_1$ , the switch is moved from X to Y. After the center contact leaves X and till it reaches Y. S=R=0. Thus Q and Q remains in same State (i.e., Q=0, Q=1) As soon as the center contact touches Y, the Enputs to the Latch S=1, R=0

and the latch sets to one with Q=1 and Q=0. - when the center contact leaves from B due to contact - Thus the SR Latch can be noefil in removing contact bounce.

SR LATCH

The SR latch is constructed by cross coupling two Nand Gales as Showen in fig(5)





fig (5) : Loyic Diagram

Touth Table

JJR	Qt Qt
00	*  *
01	10
10	0 1
11	QQ

\* unpredictable behaviour. will result if inputs return to 1 simultaneously.

Loyic Symbol



- From the territh table, it is seen that When S=R=1 the logic diagram revents to the basic histable element i.e, crock coupling of 2 not gates. Thus the device has 2 stable states. If one of the sumits to JR latch is made O and other is 1, then the output of the nand-gale having the gips becomes 1. This in turen, is applied as an input to the Second nand gate that also has a 1 as its Other Ep. consequently the output of the nand gate becomes D. Thus R=0 & J=1 the latch resele. R=1 & S=0 the latch sets. 1/ R=O & S=O, then both the ops becomes 1. Now if the inputs subsequently detuden to 1 Simultaneously, then unpredictable behavior results. Thus the application of S=R=0 is normally not recommended.

3.6

## THE GATED SR LATCH.

The inputs for both SR and JR letch abre asynchronous. That is, a change in value of these inputs causes an immediate change of the outpute.

It is frequently derseable to prevent input activation signals from affecting the state of the latch immediately, but rather to have the effect occur at some derseable time os alternatively, to allow the input changes to be effective only during a prescribed possiod of time.

For these Situations, a gated SR latch is used. The gated SR latch is also called on SR batch with enable.


A yated SR Latch is as showin fig. ()


AD 3 FDO Q Enable(¢)-R BORDON Q

Touth Table Qt Q4 SR Q 00 Q 1 0 01 1 0 10 1 1 11 QQ XX 0 Loyic Diagram A gated SR latch coursists of SR latch along with 2 additional Nandgates and a control input a, referred to as enable, gate Br clock Enpit. The enable Engent c, determines when the Sand & Enputs become effective. As long as the enable input is 0, the ops of nandquiles A and B are 1. In this care, any changes on the S&R lines are blocked and the ontput is said to de latched in its present state (disabled).

when the enable Signal is 1, the guted latch is said to be enabled. Here, the latch behaves as a liegular SR batch. THE GATED DLATCH. The gated D latch is a gated SK latch in which a NOT yate is connected between the S&R terminals Thus the latch consits of a (1) Single Input D that determines its next State Carles (2) a control or enable input , that ditelemines when the D input is effective. fig (7): doyic Diagram

3.8 Touth Table DC Qt Qt 0101 XOQQ Logic Symbol Qt -D Q+ (OS) ap ā +c when C=1, the output of the latch follows the values applied to the D input terminal. 1/5 D=0thenQ=0 SigD=1thenQ=1. when latch is disabled i.e, C=0, the latch remains in the state prior to the enable Signal going to O. The ysted D latch aroids the S=R=1 condition.





3.11 PULSE TRIGGERED FUPFLOPS Public tengyered flippiops are also referred to as Master slave flip flops. There are serveral applications where it is understable that the ope of flip flops and latches respond immediately to changes in Ep. It is desirable that the op changes only with changes on a control Enput line. The outputs of pulse tengyered flippops and edge tenggered flipflops respond only when changes take place on theile control of lines. 1. Pulse turgered Master slave SR Flipflop The maeter slave flipplop has 2 sections a) Master } cancaded together. The master register the data on one level ( Say logic 1) of the Engent control Signal which is teansferred to the slave on the other level (logic 0) of the supert control Signal

Rig (90) Shows a Master stare SR flipplop configured using two gated SR Latches. -S Q-C Master S C Slave S R a as R Q. Dm ā fig(9a): master Slave SR Rlipflop Just Table  $a^{\dagger} \overline{a^{\dagger}}$ SRC DO JL 0 011 1 NOT DEPINED 1111 QQ  $\times \times 0$ The information input lines Sand Rare used to set and reset the flip flop. A clock signal of is applied to the conterd Ep line

The timing behavior of the Master stare flippiop is exeferenced to the control signal as shown in fig ( ). \* Master enabled clock (c) slave disabled & slave enabled Slave evolded The transition of the control signal from its low to high value (0 to I) in positive logic is called rising/leading/ positive edge of the control signal. - Similarly from high to low (1 to 0) in possible logic, is called falling/trailing/ negative edge of the control signal. Carel : When C=O, the Master being a gated Sklatch is disabled and any changes on the said R Enput lines are ignored. At the same time, the slave is enabled due to the presence of the Empeder. Hence the Slave is in the same state as that

of the master Since the QM and Qu outpuls of the master are connected to the S and R Engule respectively of the Stare.

ts the could signal state to sife, the slave is disabled at time ty, while the master remains disabled.

Thus the slave becomes disconnected from the Maslet but retains the state of the Maslet.

- The control signal continues to size, and it is at time to that the master is enabled.

Case 2: when c=1, the master being a gated SR latch, responds to the inputs on the S and R lines.

- Since the slave is d'sabled due to the presence of the inverter, any changes to the state of the master are not reflected to the Slave.

- The conterol signal is subsequently returned to its low level at time to.

At this time, the martier is disalled Causing it to latch on to its new state However, it is not until time ty, that the slave is enabled. This results in the slave taking on the state of the matter as the connection is made Timing Diagram C R 0 Qm Q= Qx\_ え=も

Loyic Symbols of Master Slave SR Flip Plop. 15 TQ 2 10 R\_ QO -R TQ R 2. Mastee Stare Jk Plip-Flop: While S=1, R=1 is an undebieable ip condition in a SR Plipplop. This can be avoided by traster slave JK plipplop. 5 QQU S C Master C Slave On Q Ka 13(10) : Schematic of Master Slave JR P/F.


Tenth / Runchional latte.

JKC Qt Qt 1200 Q Q 01 1 0 1 10 11 10 11 JL Q Q XX O QQ

Caselarwhen J=k=1. let Q=1, Q=0. ofp of AND gate A is and ofp of AND gate Bis 1 . This means S=0 and K=1 for the mallee flip flop . when the clock goes high QM=0, Qm=1 On the next fulling edge of the clock, the state of the maller is theansferred to to the slave . Thus Q=20 & Q=1 82 Q=0, & Q=1 Thus when J=1=K, Enput has caused the output to change. Cule 26. when J=K=1, let Q=0, Q=1 Ofp of Andqute 1 = 1 = S Ofp of Andyate 2 = 0 = R

13-14

During the hising edge of the closk Master sete the op Q=1 and Qm=0 During the falling edge of the dock, the state of the master is leansfelded to the stare making Q=18 Q=0. Cuel ?! let J=k=0., coveresponds to SIO, RIO. thus the next state is Same as prenous state. Cases: Let J=1; k=0 with Q=0 & Q=1 . corresponds to SZI, R=O Marter Sete Qm=1 f Qm=0 in the sing edge of the clock & Love Sete Qs=1 & Q=0 in the fulling edge of the clock. let J=D, k=1 corresponds to calley . S=0 & R=1 mastée lierets Quito O and Qm= 1 in the sing edge of clock and slave transfers the states of an and on to Q and a in the fallings edge of the clock.



Mastée slave D Reip Plop. A Mastée stare D flipplop can be configured from a Mastee stare SR flipplop as showen in fig( ). Q clour Ia R Touth table / function table DCQQ 0JL01 10 QQ 0 X Lorje Symbol. Q R C

The master registers D Engut during the preciod when clock is high and the state of the Matter is teranefeeded to slave at the fulling edge of the clock.

Master Slave T Klip Phop.

A maller slave T flip Flop can be configuered ferom a mastér stare Jk flip flip as Shonen

- UK C K 72 70

Function / Teurth Table

TC Qt Qt O IL Q a 1 JL Q Q XOQQ

Logic Symbol -T TQ Q T or - c 7 ē. When TEO (i.e, JEO, KEO), the next State of the T-flipflop equals to its present state and when T=1 (J=k=1) the next state is the complement of the present state Timing Diagram of MS T Rippop. ch Q ā


3.17 MS D Ripflop. C ( 30/3 D Tab (cop has a 0 10

linning waveformin clk Q CHARATERISTIC EQUATIONS A variation of the simplified function tables, called the next state tables is given in following Table Qt SR JKAT Qt 0 0 0 Q 001 0 Q 0 0 01 0 1 1 0 The next state table show the value of the next state of the flip kope for each combination of values to the present State of the flippings and their Enformation Enpit lines

Since & can have two values, each now of the simplified function take becomes & nows in the next state table - For each table, the appropriate interpretation is that for a given present state & and Enputs, the application of a conterd signal Cantes the flip pop to change to the next state Qt. The Algebraic description of of the next state lattle of a flip flop is called the characteristic equation of the flip flop. This description is easily obtained by constructing the K-Map for Q+ in terms of the present State and information Enput Vaenakes. SR flip flop. SKOO 11 01 QT = RQ +S 0 00 8T SR a 11 0 00 0 0 1 OD 0 01 0 1 0 10 1 1 10 1

JK flip flop. ŢĽ R О  $\bigcirc$ = JQ + KQ D Q+ I K Q Ο D C Q QT = D at D Q  $Q^{\dagger} = T\bar{Q} + \bar{T}Q$  $\bigcirc$ TEQ Q P 1, 6 km B. 4, 

Characteristics Equations. D PFF. Present Next Enput State QT Slate(Q) D 0 1 0 0 0 1 1 0 1 0 1 1



SR MP PS NS Y Q Qt SR ØX 0 Ø 10 0 ) Q 1 ØI 1 λ 1、

H.13A

JK F/F PS NS Q Qt 2/p JK 0 0X  $\bigcirc$ IX. 0 1 1 0 XI 1 XO 1

## DESIGN OF SYNCHRONOUS COUNTERS.

Synchronous counter is characterised by the count pulses being applied discetly to the control Eps, c, of the clocked flipplops that comprise the counter.

- As a result, all the flipflops change somultaneously and the new state of the counter is abservable in a minimum amount of time.
- Which the counter is a pattern generator in which the counting sequence source as the Order in which a series of various patterness produced. These patterns can then be used to enable / disable various poertions of a logic network to as to control its behavior.

En any event, non binaery counting requences are often desirable.

In this context, general proceedince for designing synchronous counters having preserised op pattern is developed using A lypes of clocked flip flops.

DESIGNOE SYNCHRONOUS MOD-6 COUNTER USING CLOCKED JK PLIPPLOP. Consider a general steneture assuming the use of JK flip flop as shown in fig (4. Q 02 Q Q Ò Q Q P/F 1 PIF 2 PF3 JOAK2 Jr RI count pulses. LOYK NETWORK. fig (4.12): General Sternstruce of Mode courtée. Counting Sequence ~ (0, 2, 3,6, 5,1) Q 02 03 000 O0 1 Ø 228 00


The 3 clocked flippings have the count pulses applied discertly to their control Eps. The current state of the counter is applied to a logic network. The function of the logic network is to generate the appropriate signals for the J and k terminals of the clocked flip-flops so that the specified next state in the counting sequence results upon the occurrence of the tenigspering edge of a clock pulse. In this case, the logic Structure of the network can be descented by 6 Bodean expressions, one for each of the Six inputs to the three flip-flops, in terms of the Boolean variables &1, & and &3 that coverspond to the present state of the countée


To obtain these expressions, a touth table for the logic Network - Excitation datte is first developed and then the Simplified Boolean expressions are Obtained.


Table 1. Shows the excitation latte for the Synchronous Mod-6 counter. It is divided into 3 Sections a) Prosent State b) Next State c) flipplop inputs. The counting sequence is listed in the present state Section and the decreed next state for each present state is entered in the next section. Thierd table is filled noing the terminal behavior of the JK flip flop - Application lable as Showen in Table 2 Present Next Flip flop Eugente State State Q Q Qy 90203 JIK, J2K2 JSKg 010 ΟX 000 1× OK О 010 011 X ΟX 2 ΧO 110 011 3 ΙX ХO XI 101 100 ХD  $\times$ 6 1X 001  $\times$  1 5 101 XЮ ΟX X1 001 000 OX. OX 1

Table 1; Excitation table for

4.16









Boolean Expressions for Logic N/W. of Mody complet.  $Q_1 = 0$  1 $Q_2 = 0$  10 = 0 11 2 0 3 0 $\frac{1}{0}$  $D_1 = \overline{Q_1} Q_2 + Q_1 \overline{Q_2}$  $D_2 = \overline{Q}_2$ 2 & D Q Logic diagram of combre. Mod4 Syncheoword 02 9 Ø, Q 02 02 clock pulses

Mod-6 counter Design a Synchronous resing T- Plipflep. (3) • 235




(4)Delign Mod-6 counter ming SR flip flop. counting sequence 000, 001, 011, 100, (01, 111, 000) (0, 1, 3, 4, 5, 7, 0...)Excitation lable of SR Plip flop Q QT SRJ 00 OK 01 10 1001 11 XO Excitation table of Mod-6 counter unig SR Fipplop Present state Next-State Ripflop Eps Q Q Q 0,0,03 Siki Szkz Szkz 0-> 000 OX 00 1 ØX |0|ØX 19 001 01.1. 10 ΧO 100 10 011 01 33 01 XD 101OX 100 43 10 XO 111 10 5> 101 XO 01 000 01 てう 01 K-Map for SI, RI, S2, R2 & S3, R3 0, enos COS 00 01 00 01 1  $\mathbf{D}$ 01 0 X 0 SIZ Q, Q Ryz QQ 237



Pay

4.20 Mod-6 counter noing D Hip Rop to (5)generate the sequence (0,2,3,6,5,1,01.0) 902 PQ3 Q ccaclk Logic Network Excilation table of DP/F QQT D  $\mathcal{O}$ O 0 0 1 1 О 0 1 1 11 Excitation table of Mode course PresentStale Nept Sble PPERS 0,0202 0/0202  $\mathcal{D}_{i}$ 000 0 010 010 01 2 QI 1) 3 1 Ο -0|6 5 S 10 001 D Ø 001 1 000  $\mathcal{O}$ Ð  $\mathcal{O}$ 239 Repeat



MODULE - 5 SEQUENTIAL CIRCUTT DESIGN Mealy & Moose Models State Machine Notation Synchronous Seguential cideuit Analysis ン Construction of State d'agrams  $\geq$ Counter Design.

DE TTI EC

.

MODULE 5 - SEQUENTIAL CIRCUIT DESIGN. Synchronous segnential cident memolig, venallig coversting of flipplops, updates circuit statue information. The two most sequential circuit models are Mealy & Mooke models -include combinational and memory submits. The logic functions showen in the model diagrams fig(1) & fig(2) translate Enpot and flip-flop output information. The Enput logic produces the excitation ips to the flip flops, and the output logic converts Enpit and flip flop data to satisfy the output variable sequinements. A Mealy sequential circuit differs from a noore circunt in the variable's used to generate output function. En a mealy machine the external Ep Variables [1] and the State variables (S) are applied to the op logic function (g) to generate output (0). 243

A Moore creent op is dependent only on the state variables (S). MEALY SEQUENTIAL CIRCUIT MODEL I) JOYIC (F) CLOCK MEMORY (J) LOYIC (8) STATE VARIABLES (I) -> Enput valuables Excilation (E) -> (S) -> State valualles (9) -> output logic (f) > Input logic O = f(PS, P.Jp)output varially (0) -) SEQUENTIAL CIRCUIT MODEL MOORE ENPUT (E) MEMORY S OUTPOT Loyic (F) Lock MEMORY S Logic(g) STATEVARIABLE

e televisionen mana	
	STATE MACHINE NOTATION.
e	Several different names are given to
a <u>tra s</u> hiringin di sa	Boolean variables in state Machine.
1.	INPUT VARIABLE: All variables that
	Originate outside the sequential Machine are said to be Erport valuables.
in the second	
.2.	OUTPUT VARIABLE: All valuables that exist
. The house of the second s	the sequential Machine are said to be output
0	Variables.
. 3	<u>STATE VARIABLE</u> : The output of memory (flip-flops) defines the state of a sequential
Maria Maria Maria Indonesia di Angelesia. Maria Maria Mar	(qup-pops) defines the state of a supremial machine. Douglad State wasiables broduce.
	machine. Decoded State variables produce the output variables.
.4.	EXCITATION VARIABLE Excitation Variables are
oo	the Engits to memory (flip-flops). The
	the Engrite to memory (flip-flops). The name Excitation is used because the radiable excites the memory to change.
.5	<u>STATE</u> : The State of a Sequential machine's
i nevene i sidon neven	defined by the content of the memory,
	when memory is dealized with flip flops,
	the machine state is defined by the Q
	autou to
o de major de la composition	State variables and states is defined by the
and the second states of the second states	State variables and states is defined by the expression 2 <sup>x</sup> = y also x = 20, of states alighter (fliphops) 245
and and the second second second	where x= no. of state valiables (flipplops) 245

6. PRESENT STATE: The Status of all State valiables, at some time t, befose the next clock edge, représente à condition Called prosent State F. NEXT STATE: The Statue of all state valuables, at some time, t+1 represente a condition called Next State. The next State of a Sequential Machine is represented by the mennony stature after a particular clock t. STATE DIAYRAM. A state d'agram is a graphical representation of a sequential ciscuit, where individual States are represented by a citcle with Edentifying Symbol localed inside - changes from state to state are indicated by discled ares. - Ruppet conditions that cause state changes to occur and the resulting op signale are weather adjacent to the directed are -

MEALY STATE NOTATION. Rig(1) depresente the symbolic notation for a one Enprit, one output Mealy sequential circunit. x'/y' A x/y' B x/y'X => Zupnt variable Y => output variable A&B > Symbole représenting different States X/Y => Enput/output. - Carle 2 : 1/ input variable x=0, then the marchine renaains in state A \$7=0. if x=1, then a transition to Corred; State Bis made Y=0. Cases: PS = B If  $\chi = \phi$ , then the machine demains in state B with y=0. Casey. PS=B if x=0, then there is a change of 247

MOORE CIRCUIT STATE NOTATION - JK F/F. A JK flip kop can be modeled by a State diagram as shown in fig (2) & fig (3) 00,01 Å 01,11 (0,11 B 1,00,10 fig(2): output variables fig(3): output vasiables indicated by arcs. written under State Variable Names Earl Stile in the state diagram represents a State of the flip flop, either set ar seset. State A represente the case where Q = 0 g State B represente the case where Q = 1. J K QQ carel. If JK=00 when the O O NC machine is in State A, then O I I O it seemaine in State A and Q=0, II RQ 24


تتمزته

The State drugtern is a meany machine because the 2 op variables are dependent on the Mode Engent M and the present state. -2. SEQUENCE DEFECTOR. Construct a Mealy Machine that will detect a second ip sequence of 10110. The detection of the required bit pattern can occur in a longer date string and the cossect pattern can overlap neith another pattern. when the ip pattern has been detected, cause an top Z to be asserted high. Sol tol example, let the input string be X = 10110110110 乙 - 00001001001

5-18

i) Develop the state diagram one state at a time. A) The LSB to detected is a I. State A is the initial state . It checks for a I . 1 a I occurs, the marchine changes ferom State A to B. If a occurs, the machine remains in statet. waiting for the first 1. 0/0 A - 1/0 is deterted (2). The second dost is 0. If it otherwise it the machine goes to remains in B. C (3) The thread bit is 1. 12 it deterts I, transition from c to D is made otherweise the machine goes back to State A as

5.19



If it detects i transition from state D to E is made. Otherweise it yous back to state o


(5) The 5th concert bit is 0. If the Marchine detects 0, itransition from state E to D is made.

If 1 is detected, the machine changes from stête E to B. in dicating that the Ufilest 1 of a new esting is detected.

-3. SEQUENCE DETECTOR - SERIAL STRING OF 4 BITS.

- Let the Engent combination be 0110, 1010, 0100, 1000 (input the left most code first).

(1) Start in some initial state @. The first pattern is either connect of inconvert. If it is coverect, then state A changes to B. - If the code is inconsent, change to a new state &.



State B indicates the first coscept input. State & Endicates an incoscept first code injust. The Second four input code &s entered next. A collect code input causes a treansition from B to D. The State changes from B to E one course and one incoscept code inputs have been entered.

Two incoderect code Enguls leaves the system in state E.

5.20 A 0110 B 1010 0110 T010 0110 T010 (3) State D'indicatés that the second coveret input code chas been entered. State E indicates a second enterpattempt. The third coverect Ep causes a state transition from D to F. 17 on the third altempt, any input is incolored the machine changes to State G. ¢ → all input combinations cause a Jans tion (f) The fourth connect Engit causes a State teamistion from \$ to A while generating 254


An incorrect üppt attempt after 3 Coveret enteries also causes an FtoA State transition with alarm assorted. The fourth input from G causes à G to A transition and an alarm op. 1000/open of 1000/alarm  $\rightarrow \mathbb{B}$ 0110 B 1010 t 4' \$ 1 Harm STAIL EX-3 to BCD Code converter. 4.4 Design a Mealy Machine that Converts Serial Ex-3 code (x) into Serial Binary coded decimal (BCD) data. Both Ex-3 & BCD are 4-bit codes the machine is to return to the begining aftér 4 inputs.


EIXCESS 3- BLD CODE CONVERTER.

5.4


.....

Seguence detector Ŵ (lelect Denal Using of fone inputs. let the input combination be 0110, 1010, 0100, 1. Start from some initial state A 9LLO в A 0110 for all other compringhons, state A changes lõ State C. 6. 1010 OIIQ It powert contrination B 10 A 1012 DIID infint. Wrong to the work 10 mination 04 for all/ 0 0001; 1000 D 0100 OLOL DIID 5. 0100 IDID 0110 Ф Ġ





> Let x- be clock, enable. If x= 1 -> np count x=0 → remain în same state.



NS PS x=1 K=0 B А A State table С B B D C Ç E D  $\mathcal{D}$ E F E F G G 9 H A H Н NS x=1 PS H=0 Fo Fi  $F_2$ F1 fo F. Fo  $F_2$  $f_2$ 0 0 1 D 0 . D  $\bigcirc$ Q Ø 1 D O 1 D 1  $\mathcal{O}$ Ø Q Ĺ 1 0 1 D D 0 1 004777 0 0 1 1 0 1 1 上 О O D 1 O 0 1  $\bigcirc$ 1 1 D 1 1 O 1 1 4 1 0 4 1 Q Q 1 Õ. 1 0 1

260


5.25

110 3 PS ·K=1  $\mathcal{K} = \mathcal{O}$ J. K. Joko J. K2 Ji K, Jo Ko J2 K2  $F_{1}$ ۴b  $f_2$ 1 X O X 0 × , OX Ο Χ.  $: \mathcal{D}$ Χ 0 D Õ XI 1 7  $\boldsymbol{\lambda}$  $\mathcal{O}$ XD 1  $D \times$ D  $\propto$ 0  $\mathcal{D}$ XO 7 X X  $\mathcal{O}$ Ο×  $\sim$  $\mathcal{O}$ 2 10 1 D Ņ X 1  $\chi \perp$ 1  $\times$ 1 D X XD ХD 1 D JX DX D 0 %  $\boldsymbol{\lambda}$  $\propto$ 0 %  $\mathcal{D}$ Ď 1 D XI 1 X ХD  $\mathcal{O}$  $\mathcal{X}$ 1 D×0  $\mathcal{D}$  $\chi$  $\mathbb{O}$ J JX  $\sim 0$ X D 0Χ ND 1 D  $\chi$  $\mathcal{D}$  $\chi 1$ XL 1 χD ل χÕ  $\chi$  $\mathfrak{O}$ 1. X 1 1 using K-maps. Solning for JEK JOEX Ji= Fix  $\overline{J}_2 = \overline{f}_2 f_1 \chi$ Ko = x. K1 - F, 96  $K_{2} = F_2 F_1 \chi$ Fz  $\overline{F_2}$ x F1 F fo Fo CLK

# **14.1** Design of a Sequence Detector

To illustrate the design of a clocked Mealy sequential circuit, we will design a sequence detector. The circuit has the form shown in Figure 14-1.

FIGURE 14-1 Sequence Detector to be Designed




The circuit will examine a string of 0's and 1's applied to the X input and generate an output Z = 1 only when a prescribed input sequence occurs. It will be assumed that the input X can only change between clock pulses. Specifically, we will design the circuit so that any input sequence ending in 101 will produce an output Z = 1 coincident with the last 1. The circuit does not reset when a 1 output occurs. A typical input sequence and the corresponding output sequence are

X =	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	
Z =	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	(14-1)
(time:	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15)	

Initially, we do not know how many flip-flops will be required, so we will designate the circuit states as  $S_0$ ,  $S_1$ , etc., and later assign flip-flop states to correspond to the circuit states. We will construct a state graph to show the sequence of states and outputs which occur in response to different inputs. Initially, we will start the circuit in a reset state designated  $S_0$ . If a 0 input is received, the circuit can stay in  $S_0$  because the input sequence we are looking for does not start with 0. However, if a 1 is received, the circuit must go to a new state ( $S_1$ ) to "remember" that the first input in the desired sequence has been received (Figure 14-2). The labels on the graph are of the form X/Z, where the symbol before the slash is the input and the symbol after the slash is the corresponding output.


When in state  $S_1$ , if we receive a 0, the circuit must change to a new state  $(S_2)$  to remember that the first two inputs of the desired sequence (10) have been received. If a 1 is received in state  $S_2$ , the desired input sequence (101) is complete and the output should be 1. The question arises whether the circuit should then go to a new state or back to  $S_0$  or  $S_1$ . Because the circuit is not supposed to reset when an output occurs, we cannot go back to  $S_0$ . However, because the last 1 in a sequence can also be the first 1 in a new sequence, we can return to  $S_1$ , as indicated in Figure 14-3.

**FIGURE 14-2** 




# 432 Unit 14

FIGURE 14-3



The graph of Figure 14-3 is still incomplete. If a 1 input occurs when in state  $S_1$ , we can stay in  $S_1$  because the sequence is simply restarted. If a 0 input occurs in state  $S_2$ , we have received two 0's in a row and must reset the circuit to state  $S_0$  because 00 is not part of the desired input sequence, and going to one of the other states could lead to an incorrect output. The final state graph is given in Figure 14-4. Note that for a single input variable each state must have two exit lines (one for each value of the input variable) but may have any number of entry lines, depending on the circuit specifications.

#### FIGURE 14-4 Mealy State Graph for Sequence Detector



State  $S_0$  is the starting state, state  $S_1$  indicates that a sequence ending in 1 has been received, and state  $S_2$  indicates that a sequence ending in 10 has been received. An alternative way to start the solution would be to first define states in this manner and then construct the state graph. Converting the state graph to a state table yields Table 14-1. For example, the arc from  $S_2$  to  $S_1$  is labeled 1/1. This means that when the present state is  $S_2$  and X = 1, the present output is 1. This 1 output is present as soon as X becomes 1, that is, *before* the state change occurs. Therefore, the 1 is placed in the  $S_2$  row of the table.

## **TABLE 14-1**

			Pres	ent
Present	Next	State	Out	put
State	<i>X</i> = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1
S <sub>0</sub>	S <sub>0</sub>	<b>S</b> <sub>1</sub>	0	0
<b>S</b> <sub>1</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>1</sub>	0	0
<b>S</b> <sub>2</sub>	<b>S</b> <sub>0</sub>	<i>S</i> <sub>1</sub>	0	1


At this point, we are ready to design a circuit which has the behavior described by the state table. Because one flip-flop can have only two states, two flip-flops are needed to represent the three states. Designate the two flip-flops as A and B. Let flip-flop states A = 0 and B = 0 correspond to circuit state  $S_0$ ; A = 0 and B = 1 correspond to  $S_1$ ; and A = 1 and B = 0 correspond to circuit state  $S_2$ . Each circuit state is then represented by a unique combination of flip-flop states. Substituting the flip-flop states for  $S_0$ ,  $S_1$  and  $S_2$  in the state table yields the transition table (Table 14-2).

### Derivation of State Graphs and Tables 433


**TABLE 14-2** 

	A <sup>+</sup> B <sup>+</sup>	Z
AB	X = 0  X = 1	X = 0  X = 1
00	00 01	0 0
01	10 01	0 0
10	00 01	0 1


From this table, we can plot the next-state maps for the flip-flops and the map for the output function Z:




The flip-flop inputs are then derived from the next-state maps using the same method that was used for counters (Section 12.4). If D flip-flops are used,  $D_A = A^+ = X'B$  and  $D_B = B^+ = X$ , which leads to the circuit shown in Figure 14-5. Initially, we will reset both flip-flops to the 0 state. By tracing signals through the circuit, you can verify that an output Z = 1 will occur when an input sequence ending in 101 occurs. To avoid reading false outputs, always read the value of Z after the input has changed and before the active clock edge.



The procedure for finding the state graph for a Moore machine is similar to that used for a Mealy machine, except that the output is written with the state instead of with the transition between states. We will rework the previous example as a Moore machine to illustrate this procedure. The circuit should produce an output of 1 only if an input sequence ending in 101 has occurred. The design is similar to that for the Mealy machine up until the input sequence 10 has occurred, except that 0 output is associated with states  $S_0$ ,  $S_1$ , and  $S_2$ :




Now, when a 1 input occurs to complete the 101 sequence, the output must become 1; therefore, we cannot go back to state  $S_1$  and must create a new state  $S_3$  with a 1 output:



We now complete the graph, as shown in Figure 14-6. Note the sequence 100 resets the circuit to  $S_0$ . A sequence 1010 takes the circuit back to  $S_2$  because another 1 input should cause Z to become 1 again.

FIGURE 14-6 Moore State Graph for Sequence Detector

**TABLE 14-**



The state table corresponding to the circuit is given by Table 14-3. Note that there is a single column for the output because the output is determined by the present state and does not depend on X. Note that in this example the Moore machine requires one more state than the Mealy machine which detects the same input sequence.

-3	Present State	Next State $X = 0$ $X = 1$		Present Output(Z)	
	S <sub>0</sub>	S <sub>0</sub>	S <sub>1</sub>	0	
	S <sub>1</sub>	S <sub>2</sub>	<b>S</b> <sub>1</sub>	0	
	<b>S</b> <sub>2</sub>	S <sub>0</sub>	S <sub>3</sub>	0	
	S <sub>3</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>1</sub>	1	

#### Derivation of State Graphs and Tables 435

Because there are four states, two flip-flops are required to realize the circuit. Using the state assignment AB = 00 for  $S_0$ , AB = 01 for  $S_1$ , AB = 11 for  $S_2$ , and AB = 10 for  $S_3$ , the following transition table for the flip-flops results (Table 14-4):

**TABLE 14-4** 

	A <sup>+</sup>		
AB	<i>X</i> = 0	<i>X</i> = 1	Ζ
00	00	01	0
01	11	01	0
11	00	10	0
10	11	01	1

The output function is Z = AB'. Note that Z depends only on the flip-flop states and is independent of X, while for the corresponding Mealy machine, Z was a function of X. The derivation of the flip-flop input equations is straightforward and will not be given here.

# **14.2** More Complex Design Problems


In this section we will derive a state graph for a sequential circuit of somewhat greater complexity than the previous examples. The circuit to be designed again has the form shown in Figure 14-1. The output Z should be 1 if the input sequence ends in either 010 or 1001, and Z should be 0 otherwise. Before attempting to draw the state graph, we will work out some typical input-output sequences to make sure that we have a clear understanding of the problem statement. We will determine the desired output sequence for the following input sequence:

At point *a*, the input sequence ends in 010, one of the sequences for which we are looking, so the output is Z = 1. At point *b*, the input again ends in 010, so Z = 1. Note that overlapping sequences are allowed because the problem statement does not say anything about resetting the circuit when a 1 output occurs. At point *c*, the input sequence ends in 1001, so Z is again 1. Why do we have a 1 output at points *d*, *e*, and *f*? This is just one of many input sequences. A state machine that gives the correct output for this sequences.

We will start construction of the state graph by working with the two sequences which lead to a 1 output. Then, we will later add arrows and states as required to make sure that the output is correct for other cases. We start off with a reset state  $S_0$  which corresponds to having received no inputs. Whenever an input is received that corresponds to part of one of the sequences for which we are looking, the circuit should go to a new state to "remember" having received this input. Figure 14-7 shows a partial state graph which gives a 1 output for the sequence 010. In this graph  $S_1$  corresponds

## Derivation of State Graphs and Tables 439





out Sequences
set or even 1's
d 1's
en 1's and ends in 0
en 1's and 00 has occurred
d 1's and 00 has occurred
d 1's and ends in 0

0's can be ignored. Therefore, we can stay in  $S_3$  (arrow f). Similarly, extra 0 inputs can be ignored in  $S_4$  (arrow g). This completes the Moore state diagram, and we should go back and verify that the correct output sequence is obtained for various input sequences.

# **14.3** Guidelines for Construction of State Graphs

Although there is no one specific procedure which can be used to derive state graphs or tables for every problem, the following guidelines should prove helpful:

- **1.** First, construct some sample input and output sequences to make sure that you understand the problem statement.
- 2. Determine under what conditions, if any, the circuit should reset to its initial state.
- **3.** If only one or two sequences lead to a nonzero output, a good way to start is to construct a partial state graph for those sequences.
- **4.** Another way to get started is to determine what sequences or groups of sequences must be remembered by the circuit and set up states accordingly.
- 5. Each time you add an arrow to the state graph, determine whether it can go to one of the previously defined states or whether a new state must be added.
- 6. Check your graph to make sure there is one and only one path leaving each state for each combination of values of the input variables.
- 7. When your graph is complete, test it by applying the input sequences formulated in part 1 and making sure the output sequences are correct.

Several examples of deriving state graphs or tables follow.


Example 1

A sequential circuit has one input (X) and one output (Z). The circuit examines groups of four consecutive inputs and produces an output Z = 1 if the input sequence 0101 or 1001 occurs. The circuit resets after every four inputs. Find the Mealy state graph.

Solution A typical sequence of inputs and outputs is

 The vertical bars indicate the points at which the circuit resets to the initial state. Note that an input sequence of either 01 or 10 followed by 01 will produce an output of Z = 1. Therefore, the circuit can go to the same state if either 01 or 10 is received. The partial state graph for the two sequences leading to a 1 output is shown in Figure 14-13.

Note that the circuit resets to  $S_0$  when the fourth input is received. Next, we add arrows and labels to the graph to take care of sequences which do not give a 1 output, as shown in Figure 14-14.



The addition of states  $S_5$  and  $S_6$  was necessary so that the circuit would not reset to  $S_0$  before four inputs were received. Note that once a 00 or 11 input sequence has been received (state  $S_5$ ), no output of 1 is possible until the circuit is reset.


Example 2

A sequential circuit has one input (X) and two outputs ( $Z_1$  and  $Z_2$ ). An output  $Z_1 = 1$  occurs every time the input sequence 100 is completed, provided that the sequence 010 has never occurred. An output  $Z_2 = 1$  occurs every time the input sequence 010 is completed. Note that once a  $Z_2 = 1$  output has occurred,  $Z_1 = 1$  can never occur but not vice versa. Find a Mealy state graph and table.

A typical sequence of inputs and outputs is: Solution

Note that the sequence 100 occurs twice before 010 occurs, and  $Z_1 = 1$  each time. However, once 010 occurs and  $Z_2 = 1$ ,  $Z_1 = 0$  even when 100 occurs again.  $Z_2 = 1$  all five times that 010 occurs. Because we were not told to reset the circuit, 01010 means that 010 occurred twice.

We can begin to solve this problem by constructing the part of the state graph which will give the correct outputs for the sequences 100 and 010. Figure 14-15(a) shows this portion of the state graph.



An important question to ask at this point is, what does this circuit need to remember to give the correct outputs? The circuit will need to remember how much progress has been made on the sequence 010, so it will know when to output  $Z_2 = 1$ . The circuit will also need to remember how much progress has been made on the sequence 100 and whether 010 has ever occurred, so it will know when to output  $Z_1 = 1$ .

Keeping track of what is remembered by each state will help us make the correct state graph. Table 14-5 will help us to do this. State  $S_0$  is the initial state of the circuit, so there is no progress on either sequence, and 010 has never occurred. State  $S_1$  is the state we go to when a 1 is received from  $S_0$ , so in state  $S_1$ , we have made progress on the sequence 100 by getting a 1. In state  $S_2$ , we have made progress on the sequence 100 by getting 10. Similarly, states  $S_3$  and  $S_4$  represent progress of 0 and 01 toward 010. In  $S_1$ ,

<b>TABLE 14-5</b>	State	Descript		
State Descriptions for Example 2	S <sub>0</sub> S <sub>1</sub> S <sub>2</sub> S <sub>3</sub>	No progress on 100 Progress of 1 on 100 Progress of 10 on 100 No progress on 100 Progress of 1 on 100	No progress on 010 No progress on 010 Progress of 0 on 010 Progress of 0 on 010 Progress of 01 on 010	010 has never occurred
	S <sub>5</sub> S <sub>6</sub> S <sub>7</sub>		Progress of 0 on 010 Progress of 01 on 010 No progress on 010	010 has occurred


Partial Graphs for Example 2

there is no progress toward the sequence 010, and in  $S_3$ , there is no progress toward the sequence 100. However, in  $S_2$ , we have received 10, so if the next two inputs are 1 and 0, the sequence 010 will be completed. Therefore, in  $S_2$ , we have not only made progress of 10 toward 100, but we have also made progress of 0 toward 010. Similarly, in  $S_4$ , we have made progress of 1 toward 100, as well as progress of 01 toward 010.

Using this information, we can fill in more of the state graph to get Figure 14-15(b). If the circuit is in state  $S_1$  and a 1 is received, then the last two inputs are 11. The previous 1 is of no use toward the sequence 100. However, the circuit will need to remember the new 1, and there is a progress of 1 toward the sequence 100. There is no progress on the sequence 010, and 010 has never occurred, but this is the same situation as state  $S_1$ . Therefore, the circuit should return to state  $S_1$ . Similarly, if a 0 is received in state  $S_3$ , the last two inputs are 00. There is a progress only of 0 toward the sequence 010, there is no progress toward 100, and 010 has never occurred, so the circuit should return to state  $S_3$ . In state  $S_2$ , if a 0 is received, the sequence 100 is complete and the circuit should output  $Z_1 = 1$ . Then, there is no progress on another sequence of 100, and 010 has still not occurred. However, the last input is 0, so there is progress of 0 toward the sequence 010. We can see from Table 14-5 that this is the same situation as  $S_3$ , so the circuit should go to state  $S_3$ . If, in state  $S_2$ , a 1 is received, we have made progress of 01 toward 010 and progress of 1 toward 100, and 010 has still not occurred. We can see from Table 14-5 that the circuit should go to state  $S_4$ .

If a 0 is received in state  $S_4$ , the sequence 010 is complete, and we should output  $Z_2 = 1$ . At this point we must go to a new state ( $S_5$ ) to remember that 010 has been received so that  $Z_1 = 1$  can never occur again. When  $S_5$  is reached, we stop looking for 100 and only look for 010. Figure 14-16(a) shows a partial state graph that outputs  $Z_2 = 1$  when the input sequence ends in 010. In  $S_5$  we have progress of 0 toward 010 and additional 0's can be ignored by looping back to  $S_5$ . In  $S_6$  we have progress of 01 toward 010. If a 0 is received, the sequence is completed,  $Z_2 = 1$  and we can go back to  $S_5$  because this 0 starts the 010 sequence again.

FIGURE 14-16 State Graphs for Example 2



(a) Partial graph for 010

(b) Complete state graph

If we receive a 1 in state  $S_6$ , the 010 sequence is broken and we must add a new state ( $S_7$ ) to start looking for 010 again. In state  $S_7$  we ignore additional 1's, and when a 0 is received, we go back to  $S_5$  because this 0 starts the 010 sequence over again. Figure 14-16(b) shows the complete state graph, and the corresponding table is Table 14-6.

#### Derivation of State Graphs and Tables 443

TABLE 14-6	Present	Next	State	Output	$(Z_1Z_2)$
	State	<i>X</i> = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1
	S <sub>0</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>1</sub>	00	00
	<b>S</b> <sub>1</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>1</sub>	00	00
	<b>S</b> <sub>2</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>4</sub>	10	00
	S <sub>3</sub>	<b>S</b> <sub>3</sub>	<i>S</i> <sub>4</sub>	00	00
	<i>S</i> <sub>4</sub>	<b>S</b> <sub>5</sub>	<b>S</b> <sub>1</sub>	01	00
	<b>S</b> <sub>5</sub>	S <sub>5</sub>	S <sub>6</sub>	00	00
	<i>S</i> <sub>6</sub>	<b>S</b> <sub>5</sub>	<b>S</b> <sub>7</sub>	01	00
	<b>S</b> <sub>7</sub>	<b>S</b> <sub>5</sub>	<b>S</b> <sub>7</sub>	00	00

# Example 3

A sequential circuit has two inputs  $(X_1, X_2)$  and one output (Z). The output remains a constant value unless one of the following input sequences occurs:

- (a) The input sequence  $X_1 X_2 = 01, 11$  causes the output to become 0.
- (b) The input sequence  $X_1 X_2 = 10, 11$  causes the output to become 1.
- (c) The input sequence  $X_1 X_2 = 10,01$  causes the output to change value.

(The notation  $X_1X_2 = 01, 11$  means  $X_1 = 0, X_2 = 1$  followed by  $X_1 = 1, X_2 = 1$ .) Derive a Moore state graph for the circuit.

Solution The only sequences of input pairs which affect the output are of length two. Therefore, the previous and present inputs will determine the output, and the circuit must remember only the previous input pair. At first, it appears that three states are required, corresponding to the last input received being  $X_1X_2 = 01, 10$  and (00 or 11). Note that it is unnecessary to use a separate state for 00 and 11 because neither input starts a sequence which leads to an output change. However, for each of these states the output could be either 0 or 1, so we will initially define six states as follows:

Previous Input (X <sub>1</sub> X <sub>2</sub> )	Output (Z)	State Designation
00 or 11	0	S <sub>0</sub>
00 or 11	1	<b>S</b> <sub>1</sub>
01	0	S <sub>2</sub>
01	1	S <sub>3</sub>
10	0	S <sub>4</sub>
10	1	S <sub>5</sub>


Using this state designation, we can then set up a state table (Table 14-7). The six-row table given here can be reduced to five rows, using the methods given in Unit 15.

ТΔ			
TΑ			

Present		1	Vext	State	•
State	Z	$X_1X_2 = 00$	01	11	10
S <sub>0</sub>	0	<i>S</i> <sub>0</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>0</sub>	<b>S</b> <sub>4</sub>
<b>S</b> <sub>1</sub>	1	S <sub>1</sub>	S <sub>3</sub>	<b>S</b> <sub>1</sub>	<b>S</b> <sub>5</sub>
<b>S</b> <sub>2</sub>	0	S <sub>0</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>0</sub>	<b>S</b> <sub>4</sub>
S <sub>3</sub>	1	<b>S</b> <sub>1</sub>	S <sub>3</sub>	<b>S</b> <sub>0</sub>	<b>S</b> <sub>5</sub>
<i>S</i> <sub>4</sub>	0	So	S <sub>3</sub>	<b>S</b> <sub>1</sub>	<b>S</b> <sub>4</sub>
S <sub>5</sub>	1	S <sub>1</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>1</sub>	<b>S</b> <sub>5</sub>


# 444 Unit 14

The  $S_4$  row of this table was derived as follows. If 00 is received, the input sequence has been 10, 00, so the output does not change, and we go to  $S_0$  to remember that the last input received was 00. If 01 is received, the input sequence has been 10, 01, so the output must change to 1, and we go to  $S_3$  to remember that the last input received was 01. If 11 is received, the input sequence has been 10, 11, so the output should become 1, and we go to  $S_1$ . If 10 is received, the input sequence has been 10, 10, so the output does not change, and we remain in  $S_4$ . Verify for yourself that the other rows in the table are correct. The state graph is shown in Figure 14-17.



# **14.4** Serial Data Code Conversion

As a final example of state graph construction, we will design a converter for serial data. Binary data is frequently transmitted between computers as a serial stream of bits. As shown in Figure 14-18(a), a clock signal is often transmitted along with the data,



- 3. If the reduced table has m states  $(2^{n-1} < m \le 2^n)$ , n flip-flops are required. Assign a unique combination of flip-flop states to correspond to each state in the reduced table. The guidelines given in Section 15.8 may prove helpful in finding an assignment which leads to an economical circuit.
- 4. Form the transition table by substituting the assigned flip-flop states for each state in the reduced state table. The resulting transition table specifies the next states of the flip-flops, and the output in terms of the present states of the flipflops and the input.
- Plot next-state maps and input maps for each flip-flop and derive the flip-flop 5. input equations. (Depending on the type of gates to be used, either determine the sum-of-products form from the 1's on the map or the product-of-sums form from the 0's on the map.) Derive the output functions.
- 6. Realize the flip-flop input equations and the output equations using the available logic gates.
- 7. Check your design by signal tracing, computer simulation, or laboratory testing.

#### 16.2 **Design Example–Code Converter**

We will design a sequential circuit to convert BCD to excess-3 code. This circuit adds three to a binary-coded-decimal digit in the range 0 to 9. The input and output will be serial with the least significant bit first. A list of allowed input and output sequences is shown in Table 16-1.

Table 16-1 lists the desired inputs and outputs at times  $t_0$ ,  $t_1$ ,  $t_2$ , and  $t_3$ . After receiving four inputs, the circuit should reset to the initial state, ready to receive another group of four inputs. It is not clear at this point whether a sequential circuit can actually be realized to produce the output sequences as specified in Table 16-1 without delaying the output.

#### **TABLE 16-1**

	2	X			Z	2	
	Inp	out			Out	put	
	(B0	CD)		(	exce		)
$t_3$	<i>t</i> <sub>2</sub>	<i>t</i> <sub>1</sub>	$t_0$	t <sub>3</sub>	<i>t</i> <sub>2</sub>	<i>t</i> <sub>1</sub>	t <sub>0</sub>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

For example, if at  $t_0$  some sequences required an output Z = 0 for X = 0 and other sequences required Z = 1 for X = 0, it would be impossible to design the circuit without delaying the output. For Table 16-1 we see that at  $t_0$  if the input is 0 the output is always 1, and if the input is 1 the output is always 0; therefore, there is no conflict at  $t_0$ . At time  $t_1$  the circuit will have available only the inputs received at  $t_1$ and  $t_0$ . There will be no conflict at  $t_1$  if the output at  $t_1$  can be determined only from the inputs received at  $t_1$  and  $t_0$ . If 00 has been received at  $t_1$  and  $t_0$ , the output should be 1 at  $t_1$  in all three cases where 00 occurs in the table. If 01 has been received, the output should be 0 at  $t_1$  in all three cases where 01 occurs. For sequences 10 and 11 the outputs at  $t_1$  should be 0 and 1, respectively. Therefore, there is no output conflict at  $t_1$ . In a similar manner we can check to see that there is no conflict at  $t_2$ , and at  $t_3$  all four inputs are available, so there is no problem.

We will now proceed to set up the state table (Table 16-2), using the same procedure as in Section 15.1. The arrangement of next states in the table is different from that in Table 15-1 because in this example the input sequences are received with least significant bit first, while for Table 15-1 the first input bit received is listed first in the sequence. Dashes (don't-cares) appear in this table because only 10 of the 16 possible 4-bit sequences can occur as inputs to the code converter. The output part of the table is filled in, using the reasoning discussed in the preceding paragraph. For example, if the circuit is in state B at  $t_1$  and a 1 is received, this means that the sequence 10 has been received and the output should be 0.

Next, we will reduce the table using row matching. When matching rows which contain dashes (don't-cares), a dash will match with any state or with any output value. By matching rows in this manner, we have  $H \equiv I \equiv J \equiv K \equiv L$  and  $M \equiv N \equiv P$ . After eliminating I, J, K, L, N, and P, we find  $E \equiv F \equiv G$  and the table reduces to seven rows (Table 16-3).

TABLE 16-2 State Table for Code Converter	Time	Input Sequence Received (Least Significant Bit First)	Present State	Next Sta $X = 0$	ate 1	Preser Output X = 0	
converter		reset	A	B	Ċ	1	0
	$t_0$			_	-	1	
	+	0	В	D	F	1	0
	<i>t</i> <sub>1</sub>	1	С	Ε	G	0	1
		00	D	Н	L	0	1
	t <sub>2</sub>	01	Ε	1	М	1	0
		10	F	J	Ν	1	0
		11	G	K	Ρ	1	0
		000	Н	А	Α	0	1
		001	1	А	Α	0	1
		010	J	А	-	0	_
	4	011	K	Α	-	0	_
	$t_3$	100	L	А	-	0	-
		101	М	А	-	1	-
		110	N	А	-	1	-
		111	Р	А	-	1	-

State	Table
for	Code


#### Sequential Circuit Design 517

	Present	Nex <sup>®</sup> State		Preser Output	
Time	State	<i>X</i> = 0	1	<i>X</i> = 0	1
$t_0$	А	В	С	1	0
$t_1$	В	D	Ε	1	0
	С	Ε	Ε	0	1
$t_2$	D	Н	Н	0	1
	Ε	Н	М	1	0
$t_3$	Н	A	Α	0	1
	М	A	-	1	_

TABLE 16-3Reduced StateTable for CodeConverter


An alternate approach to deriving Table 16-2 is to start with a state graph. The state graph (Figure 16-1) has the form of a tree. Each path starting at the reset state represents one of the ten possible input sequences. After the paths for the input sequences have been constructed, the outputs can be filled in by working backwards along each path. For example, starting at  $t_3$ , the path 0 0 0 0 has outputs 0 0 1 1 and the path 1 0 0 0 has outputs 1 0 1 1. Verify that Table 16-2 corresponds to this state graph.

Three flip-flops are required to realize the reduced table because there are seven states. Each of the states must be assigned a unique combination of flip-flop states. Some assignments will lead to economical circuits with only a few gates, while other assignments will require many more gates. Using the guidelines given in Section 15.8, states *B* and *C*, *D* and *E*, and *H* and *M* should be given adjacent assignments in order to simplify the next-state functions. To simplify the output function, states (*A*, *B*, *E*, and *M*) and (*C*, *D*, and *H*) should be given adjacent assignments. A good assignment for this example is given on the map and table in Figure 16-2. After the state assignment has been made, the transition table is filled in according to the assignment, and the next-state maps are plotted as shown in Figure 16-3. The *D* input equations are then read off the  $Q^+$  maps as indicated. Figure 16-4 shows the resulting sequential circuit.





# 518 Unit 16



G6

Q

CLK

G7

Ζ

# **16.3** Design of Iterative Circuits

Many of the design procedures used for sequential circuits can be applied to the design of iterative circuits. An iterative circuit consists of a number of identical cells interconnected in a regular manner. Some operations, such as binary addition, naturally lend themselves to realization with an iterative circuit because the same operation is performed on each pair of input bits. The regular structure of an iterative circuit makes it easier to fabricate in integrated circuit form than circuits with less regular structures.

The simplest form of an iterative circuit consists of a linear array of combinational cells with signals between cells traveling in only one direction (Figure 16-5). Each cell is a combinational circuit with one or more primary inputs  $(x_i)$  and possibly one or more primary outputs  $(z_i)$ . In addition, each cell has one or more secondary inputs  $(a_i)$  and one or more secondary outputs  $(a_{i+1})$ . The  $a_i$  signals carry information about the "state" of one cell to the next cell.

The primary inputs to the cells  $(x_1, x_2, ..., x_n)$  are applied in parallel; that is, they are all applied at the same time. The  $a_i$  signals then propagate down the line of cells. Because the circuit is combinational, the time required for the circuit to reach a steady-state condition is determined only by the delay times of the gates in the cells. As soon as steady state is reached, the outputs may be read. Thus, the iterative circuit can function as a parallel-input, parallel-output device, in contrast with the sequential circuit in which the input and output are serial. One can think of the iterative circuit as receiving its inputs as a sequence in space in contrast with the sequential circuit which receives its inputs as a sequence in time. The parallel adder of Figure 4-3 is an example of an iterative circuit that has four identical cells. The serial adder of Figure 13-12 uses the same full adder cell as the parallel adder, but it receives its inputs serially and stores the carry in a flip-flop instead of propagating it from cell to cell.


# **Design of a Comparator**

As an example, we will design a circuit which compares two *n*-bit binary numbers and determines if they are equal or which one is larger if they are not equal. Direct design as a 2n-input combinational circuit is not practical for *n* larger than 4 or 5, so we will try the iterative approach. Designate the two binary numbers to be compared as

$$X = x_1 x_2 \dots x_n$$
 and  $Y = y_1 y_2 \dots y_n$ 

We have numbered the bits from left to right, starting with  $x_1$  as the most significant bit because we plan to do the comparison from left to right.

FIGURE 16-5 Unilateral Iterative Circuit



## 520 Unit 16

FIGURE 16-6 Form of Iterative Circuit for Comparing Binary Numbers




Figure 16-6 shows the form of the iterative circuit, although the number of leads between each pair of cells is not yet known. Comparison proceeds from left to right. The first cell compares  $x_1$  and  $y_1$  and passes on the result of the comparison to the next cell, the second cell compares  $x_2$  and  $y_2$ , etc. Finally,  $x_n$  and  $y_n$  are compared by the last cell, and the output circuit produces signals to indicate if X = Y, X > Y, or X < Y.

We will now design a typical cell for the comparator. To the left of cell *i*, three conditions are possible: X = Y so far  $(x_1 x_2 \dots x_{i-1} = y_1 y_2 \dots y_{i-1}), X > Y$  so far, and X < Y so far. We designate these three input conditions as states  $S_0, S_1$ , and  $S_2$ , respectively. Table 16-4 shows the output state at the right of the cell  $(S_{i+1})$  in terms of the  $x_i y_i$  inputs and the input state at the left of the cell  $(S_i)$ . If the numbers are equal to the left of cell *i* and  $x_i = y_i$ , the numbers are still equal including cell *i*, so  $S_{i+1} = S_0$ . However, if  $S_i = S_0$  and  $x_i y_i = 10$ , then  $x_1 x_2 \dots x_i > y_1 y_2 \dots y_i$  and  $S_{i+1} = S_1$ . If X > Y to the left of cell *i*, then regardless of the values of  $x_i$  and  $y_i, x_1 x_2 \dots x_i > y_1 y_2 \dots y_i$  and  $S_{i+1} = S_1$ . Similarly, if X < Y to the left of cell *i*, then X < Y including the inputs to cell *i*, and  $S_{i+1} = S_2$ .

**TABLE 16-4** 

State Table for Comparator

		9				
	Si	$x_i y_i = 00$	01	11	10	$Z_1 Z_2 Z_3$
X = Y	<b>S</b> <sub>0</sub>	S <sub>0</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>0</sub>	<b>S</b> <sub>1</sub>	010
X > Y	<b>S</b> <sub>1</sub>	S <sub>1</sub>	<b>S</b> <sub>1</sub>	<b>S</b> <sub>1</sub>	<b>S</b> <sub>1</sub>	001
X < Y	<b>S</b> <sub>2</sub>	S <sub>2</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>2</sub>	<b>S</b> <sub>2</sub>	100

The logic for a typical cell is easily derived from the state table. Because there are three states, two intercell signals are required. Using the guidelines from Section 15.8 leads to the state assignment  $a_ib_i = 00$  for  $S_0$ , 01 for  $S_1$ , and 10 for  $S_2$ . Substituting this assignment into the state table yields Table 16-5. Figure 16-7 shows the Karnaugh maps, next-state equations, and the realization of a typical cell using NAND gates. Inverters must be included in the cell because only  $a_i$  and  $b_i$  and not their complements are transmitted between cells.


The  $a_1b_1$  inputs to the left end cell must be 00 because we must assume that the numbers are equal (all 0) to the left of the most significant bit. The equations for the first cell can then be simplified if desired:

TABLE 16-5 Transition Table for Comparator

$a_2 = a_1$	+	$x_1 y_1 b_1 = x_1 y_1$	
$b_2 = b_1$	+	$x_1 y_1' a_1' = x_1 y_1'$	

	a <sub>i</sub>				
a <sub>i</sub> b <sub>i</sub>	$x_i y_i = 00$	01	11	10	$Z_1 Z_2 Z_3$
0 0	00	10	00	01	0 1 0
01	01	01	01	01	001
10	10	10	10	10	100


Sequential Circuit Design 521



For the output circuit, let  $Z_1 = 1$  if X < Y,  $Z_2 = 1$  if X = Y,  $Z_3 = 1$  if X > Y. Figure 16-8 shows the output maps, equations, and circuit.

Conversion to a sequential circuit is straightforward. If  $x_i$  and  $y_i$  inputs are received serially instead of in parallel, Table 16-4 is interpreted as a state table for a sequential circuit, and the next-state equations are the same as in Figure 16-7. If D flip-flops are used, the typical cell of Figure 16-7 can be used as the combinational part of the sequential circuit, and Figure 16-9 shows the resulting circuit. After all of the inputs have been read in, the output is determined from the state of the two flip-flops.

# **522** Unit 16



This example indicates that the design of a unilateral iterative circuit is very similar to the design of a sequential circuit. The principal difference is that for the iterative circuit the inputs are received in parallel as a sequence in space, while for the sequential circuit the inputs are received serially as a sequence in time. For the iterative circuit, the state table specifies the output state of a typical cell in terms of its input state and primary inputs, while for the corresponding sequential circuit, the same table specifies the next state (in time) in terms of the present state and inputs. If D flip-flops are used, the typical cell for the iterative circuit can serve as the combinational logic for the corresponding sequential circuit. If other flip-flop types are used, the input equations can be derived in the usual manner.

# 16.4 Design of Sequential Circuits Using ROMs and PLAs

A sequential circuit can easily be designed using a ROM (read-only memory) and flipflops. Referring to the general model of a Mealy sequential circuit given in Figure 13-17, the combinational part of the sequential circuit can be realized using a ROM. The ROM can be used to realize the output functions  $(Z_1, Z_2, ..., Z_n)$  and the next-state functions  $(Q_1^+, Q_2^+, ..., Q_k^+)$ . The state of the circuit can then be stored in a register of D flip-flops and fed back to the input of the ROM. Thus, a Mealy sequential circuit with *m* inputs, *n* outputs, and *k* state variables can be realized using *k* D flip-flops and a ROM with m + k inputs  $(2^{m+k} \text{ words})$  and n + k outputs. The Moore sequential circuit of Figure 13-19 can be realized in a similar manner. The next-state and output combinational subcircuits of the Moore circuit can be realized using two ROMs. Alternatively, a single ROM can be used to realize both the next-state and output functions.

Use of D flip-flops is preferable to J-K flip-flops because use of two-input flipflops would require increasing the number of outputs from the ROM. The fact that the D flip-flop input equations would generally require more gates than the J-K equations is of no consequence because the size of the ROM depends only on the number of inputs and outputs and not on the complexity of the equations being realized. For this reason, the state assignment which is used is also of little importance, and, generally, a state assignment in straight binary order is as good as any.

In Section 16.2, we realized a code converter using gates and D flip-flops. We will now realize this converter using a ROM and D flip-flops. The state table for the converter is reproduced in Table 16-6(a). Because there are seven states, three D flipflops are required. Thus, a ROM with four inputs  $(2^4 \text{ words})$  and four outputs is required, as shown in Figure 16-10. Using a straight binary state assignment, we can construct the transition table, seen in Table 16-6(b), which gives the next state of the flip-flops as a function of the present state and input. Because we are using D flipflops,  $D_1 = Q_1^+, D_2 = Q_2^+$ , and  $D_3 = Q_3^+$ . The truth table for the ROM, shown in Table 16-6(c), is easily constructed from the transition table. This table gives the ROM outputs  $(Z, D_1, D_2, \text{ and } D_3)$  as functions of the ROM inputs  $(X, Q_1, Q_2, \text{ and } Q_3)$ .

Sequential circuits can also be realized using PLAs (programmable logic arrays) and flip-flops in a manner similar to using ROMs and flip-flops. However, in the case of PLAs, the state assignment may be important because the use of a

(a) State table							
			Present				
Present	Next St	ate	Output (Z)				
State	<i>X</i> = 0	1	<i>X</i> = 0	1			
A	В	С	1	0			
В	D	Ε	1	0			
С	Ε	Ε	0	1			
D	Н	Н	0	1			
Ε	Н	М	1	0			
Н	А	Α	0	1			
М	Α	-	1	-			


(b) Transition table							
	$Q_1^+ Q_2^+ Q_3^+ \qquad Z$						
$Q_1 Q_2 Q_3$	<i>X</i> = 0	<i>X</i> = 1	<i>X</i> = 0	<i>X</i> = 1			
A 0 0 0	001	010	1	0			
<i>B</i> 0 0 1	011	100	1	0			
C 0 1 0	100	100	0	1			
D 0 1 1	101	101	0	1			
E 100	101	110	1	0			
H 1 0 1	000	000	0	1			
<i>M</i> 1 1 0	000	-	1	-			

(c) Truth table								
Х	$Q_1$	$Q_2$	$Q_3$		Ζ	$D_1$	$D_2$	$D_3$
0	0	0	0		1	0	0	1
0	0	0	1		1	0	1	1
0	0	1	0		0	1	0	0
0	0	1	1		0	1	0	1
0	1	0	0		1	1	0	1
0	1	0	1		0	0	0	0
0	1	1	0		1	0	0	0
0	1	1	1		х	Х	х	х
1	0	0	0		0	0	1	0
1	0	0	1		0	1	0	0
1	0	1	0		1	1	0	0
1	0	1	1		1	1	0	1
1	1	0	0		0	1	1	0
1	1	0	1		1	0	0	0
1	1	1	0		х	х	х	х
1	1	1	1		х	х	х	х

**TABLE 16-6** 

(a) State table

## 524 Unit 16



good state assignment can reduce the required number of product terms and, hence, reduce the required size of the PLA.

As an example, we will consider realizing the state table of Table 16-6(a) using a PLA and three D flip-flops. The circuit configuration is the same as Figure 16-10, except that the ROM is replaced with a PLA of appropriate size. Using a straight binary assignment leads to the truth table given in Table 16-6(c). This table could be stored in a PLA with four inputs, 13 product terms, and four outputs, but this would offer little reduction in size compared with the 16-word ROM solution discussed earlier.

If the state assignment of Figure 16-2 is used, the resulting output equation and D flip-flop input equations, derived from the maps in Figure 16-3, are

$$D_{1} = Q_{1}^{+} = Q_{2}'$$

$$D_{2} = Q_{2}^{+} = Q_{1}$$

$$D_{3} = Q_{3}^{+} = Q_{1}Q_{2}Q_{3} + X'Q_{1}Q_{3}' + XQ_{1}'Q_{2}'$$

$$Z = X'Q_{3}' + XQ_{3}$$
(16-1)

The PLA table which corresponds to these equations is in Table 16-7. Realization of this table requires a PLA with four inputs, seven product terms, and four outputs.

<b>TABLE 16-7</b>	Х	$Q_1$	$Q_2$	$Q_3$	<i>Z</i>	$D_1$	$D_2$	$D_3$
	_	_	0	_	0	1	0	0
	_	1	_	_	0	0	1	0
	_	1	1	1	0	0	0	1
	0	1	_	0	0	0	0	1
	1	0	0	_	0	0	0	1
	0	_	_	0	1	0	0	0
	1	_	_	1	1	Δ	Δ	Δ

#### Downloaded From : www.EasyEngineering.net

#### Sequential Circuit Design 525

Next, we will verify the operation of the circuit of Figure 16-4 using a PLA which corresponds to Table 16-7. Initially, assume that X = 0 and  $Q_1Q_2Q_3 = 000$ . This selects rows --0- and 0--0 in the table, so Z = 1 and  $D_1D_2D_3 = 100$ . After the active clock edge,  $Q_1Q_2Q_3 = 100$ . If the next input is X = 1, then rows --0- and -1-- are selected, so Z = 0 and  $D_1D_2D_3 = 110$ . After the active clock edge,  $Q_1Q_2Q_3 = 110$ . Continuing in this manner, we can verify the transition table of Figure 16-2.


PALs also provide a convenient way of realizing sequential circuits. PALs are available which contain D flip-flops that have their inputs driven from programmable array logic. Figure 16-11 shows a segment of a sequential PAL. The D flip-flop is driven from an OR gate which is fed by two AND gates. The flip-flop output is fed back to the programmable AND array through a buffer. Thus, the AND gate inputs can be connected to A, A', B, B', Q, or Q'. The X's on the diagram show the connections required to realize the next-state equation

$$Q^+ = D = A'BQ' + AB'Q$$

The flip-flop output is connected to an inverting tri-state buffer, which is enabled when En = 1.

**FIGURE 16-11** 

Segment of a Sequential PAL



## **16.5** Sequential Circuit Design Using CPLDs

As discussed in Section 9.7, a typical CPLD contains a number of macrocells that are grouped into function blocks. Connections between the function blocks are made through an interconnection array. Each macrocell contains a flip-flop and an OR gate, which has its inputs connected to an AND gate array. Some CPLDs are based on PALs, in which case each OR gate has a fixed set of AND gates associated with it. Other CPLDs are based on PLAs, in which case any AND gate output within a function block can be connected to any OR gate input in that block.

Figure 16-12 shows the structure of a Xilinx CoolRunner II CPLD, which uses a PLA in each function block. This CPLD family is available in sizes from two to 32 function blocks (32 to 512 macrocells). Each function block has 16 inputs from the AIM (advanced interconnection matrix) and up to 40 outputs to the AIM. Each function block PLA contains the equivalent of 56 AND gates.

#### 594 Unit 18

- 4. Optional simulation exercises:
  - (a) Simulate the serial adder of Figure 13-12 and test it.
  - (b) Connect two 4-bit shift registers to the inputs of the adder that you simulated in (a) to form a serial adder with accumulator (as in Figure 18-1). Supply the shift signal and clock signal from switches so that a control circuit is unnecessary. Test your adder using the following pairs of binary numbers:

0101 + 0110, 1011 + 1101


- (c) Input the control circuit from the equations of Figure 18-4, connect it to the circuit which you built in (b), and test it.
- 5. When you are satisfied that you can meet all of the objectives, take the readiness test.



This unit introduces the concept of using a sequential circuit to control a sequence of operations in a digital system. Such a control circuit outputs a sequence of control signals that cause operations such as addition or shifting to take place at the appropriate times. We will illustrate the use of control circuits by designing a serial adder, a multiplier, and a divider.

# **18.1** Serial Adder with Accumulator

In this section we will design a control circuit for a serial adder with an accumulator. Figure 18-1 shows a block diagram for the adder. Two shift registers are used to hold the 4-bit numbers to be added, X and Y. The X register serves as an




accumulator and the Y register serves as an addend register. When the addition is completed, the contents of the X register are replaced with the sum of X and Y. The addend register is connected as a cyclic shift register so that after shifting four times it is back in its original state, and the number Y is not lost. The box at the left end of each shift register shows the inputs: Sh (shift signal), SI (serial input), and Clock. When Sh = 1 and an active clock edge occurs, SI is entered into  $x_3$  (or  $y_3$ ) at the same time as the contents of the register are shifted one place to the right. The additional connections required for initially loading the X and Y registers and clearing the carry flip-flop are not shown in the block diagram.

The serial adder, highlighted in blue in the diagram, is the same as the one in Figure 13-12, except the D flip-flop has been replaced with a D flip-flop with clock enable. At each clock time, one pair of bits is added. Because the full adder is a combinational circuit, the sum and carry appear at the full adder output after the propagation delay. When Sh = 1, the falling clock edge shifts the sum bit into the accumulator, stores the carry bit in the carry flip-flop, and rotates the addend register one place to the right. Because *Sh* is connected to CE on the flip-flop, the carry is only updated when shifting occurs.

Figure 18-2 illustrates the operation of the adder. Shifting occurs on the falling clock edge when Sh = 1. In this figure,  $t_0$  is the time before the first shift,  $t_1$  is the time after the first shift,  $t_2$  is the time after the second shift, etc. Initially, at time  $t_0$ , the accumulator contains X and the addend register contains Y. Because the full adder is a combinational circuit,  $x_0$ ,  $y_0$ , and  $c_0$  are added independently of the clock to form the sum  $s_0$  and carry  $c_1$ . When the first falling clock edge occurs,  $s_0$  is shifted into the accumulator and the remaining accumulator digits are shifted one position to the right. The same clock edge stores  $c_1$  in the carry flip-flop and rotates the addend register right. The next pair of bits,  $x_1$  and  $y_1$ , are now at the full adder input, and the adder generates the sum and carry,  $s_1$ 

#### Downloaded From : www.EasyEngineering.net

#### 596 Unit 18



and  $c_2$ , as seen in Figure 18-2(b). The second falling edge shifts  $s_1$  into the accumulator, stores  $c_2$  in the carry flip-flop, and cycles the addend register right. Bits  $x_2$  and  $y_2$  are now at the adder input, as seen in Figure 18-2(c), and the process continues until all bit pairs have been added, as shown in Figure 18-2(e).

Table 18-1 shows a numerical example of the serial adder operation. Initially, the accumulator contains 0101 and the addend register contains 0111. At  $t_0$ , the full adder computes 1 + 1 + 0 = 10, so  $s_i = 0$  and  $c_i^+ = 1$ . After the first falling clock

<b>TABLE 18-1</b>		Х	Y	$C_i$	S <sub>i</sub>	$C_i^+$
Operation of	$t_0$	0101	0111	0	0	1
Serial Adder	$t_1$	0010	1011	1	0	1
	t <sub>2</sub>	0001	1101	1	1	1
	$t_3$	1000	1110	1	1	0
	$t_4$	1100	0111	0	(1)	(0)

#### Downloaded From : www.EasyEngineering.net


#### Circuits for Arithmetic Operations 597

edge (time  $t_1$ ) the first sum bit has been entered into the accumulator, the carry has been stored in the carry flip-flop, and the addend has been cycled right. After four falling clock edges (time  $t_4$ ), the sum of X and Y is in the accumulator, and the addend register is back to its original state.

The control circuit for the adder must now be designed so that after receiving a start signal, the control circuit will put out four shift signals and then stop. Figure 18-3 shows the state graph and table for the control circuit. The circuit remains in  $S_0$  until a start signal is received, at which time the circuit outputs Sh = 1 and goes to  $S_1$ . Then, at successive clock times, three more shift signals are put out. It will be assumed that the start signal is terminated before the circuit returns to state  $S_0$  so that no further output occurs until another start signal is received. Dashes appear on the graph because once  $S_1$  is reached, the circuit operation continues regardless of the value of *St*. Starting with the state table of Figure 18-3 and using a straight binary state assignment, the control circuit equations are derived in Figure 18-4.


A serial processing unit, such as a serial adder with an accumulator, processes data one bit at a time. A typical serial processing unit (Figure 18-5) has two shift registers. The output bits from the shift register are inputs to a combinational circuit. The combinational circuit generates at least one output bit. This output bit is fed into the input of a shift register. When the active clock edge occurs, this bit is stored in the first bit of the shift register at the same time the register bits are shifted to the right.

The control for the serial processing unit generates a series of shift signals. When the start signal (St) is 1, the first shift signal (Sh) is generated. If the shift registers



Downloaded From : www.EasyEngineering.net87


#### 598 Unit 18



have *n* bits, then a total of *n* shift signals must be generated. If *St* is 1 for only one clock time, then the control state graph [Figure 18-6(a)] stops when it returns to state  $S_0$ . However, if *St* can remain 1 until after the shifting is completed, then a separate stop state is required, as shown in Figure 18-6(b). The control remains in the stop state until *St* returns to 0.

## **18.2** Design of a Parallel Multiplier

Next, we will design a parallel multiplier for positive binary numbers. As illustrated in the example in Section 1.3, binary multiplication requires only shifting and adding. The following example shows how each partial product is added in as soon as it is formed. This eliminates the need for adding more than two binary numbers at a time.




The multiplication of two 4-bit numbers requires a 4-bit multiplicand register, a 4-bit multiplier register, and an 8-bit register for the product. The product

register serves as an accumulator to accumulate the sum of the partial products. Instead of shifting the multiplicand left each time before it is added, as was done in the previous example, it is more convenient to shift the product register to the right each time. Figure 18-7 shows a block diagram for such a parallel multiplier. As indicated by the arrows on the diagram, 4 bits from the accumulator and 4 bits from the multiplicand register are connected to the adder inputs; the 4 sum bits and the carry output from the adder are connected back to the accumulator. (The actual connections are similar to the parallel adder with accumulator shown in Figure 12-5.) The adder outputs are stored in the accumulator by the next rising clock edge, thus causing the multiplicand to be added to the accumulator. An extra bit at the left end of the product register temporarily stores any carry ( $C_4$ ) which is generated when the multiplicand is added to the accumulator.

Because the lower four bits of the product register are initially unused, we will store the multiplier in this location instead of in a separate register. As each multiplier bit is used, it is shifted out the right end of the register to make room for additional product bits.

The Load signal loads the multiplier into the lower four bits of ACC and at the same time clears the upper 5 bits. The shift signal (Sh) causes the contents of the product register (including the multiplier) to be shifted one place to the right when the next rising clock edge occurs. The control circuit puts out the proper sequence of add and shift signals after a start signal (St = 1) has been received. If the current multiplier bit (M) is 1, the multiplicand is added to the accumulator followed by a right shift; if the multiplier bit is 0, the addition is skipped and only the right shift occurs. The multiplication example at the beginning of this section  $(13 \times 11)$  is reworked below showing the location of the bits in the registers at each clock time.






initial contents of product register	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1 \leftarrow M$	(11)
(add multiplicand because $M = 1$ )	1 1 0 1	(13)
after addition	0 1 1 0 1 1 0 1 1	
after shift	$0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \leftarrow M$	
(add multiplicand because $M = 1$ )	1 1 0 1	
after addition	$1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1$	
after shift	$0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \leftarrow M$	
(skip addition because $M = 0$ )		
after shift	$0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ \leftarrow M$	
(add multiplicand because $M = 1$ )	1 1 0 1	
after addition	$1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1$	
after shift (final answer)	010001111	(143)
dividing line between product and mu	ultiplier —	

The control circuit must be designed to output the proper sequence of add and shift signals. Figure 18-8 shows a state graph for the control circuit. The notation used on this graph is defined in Section 14.5. M/Ad means if M = 1, then the output Ad is 1 (and the other outputs are 0). M'/Sh means if M' = 1 (M = 0), then the output Sh is 1 (and the other outputs are 0). In Figure 18-8,  $S_0$  is the reset state, and the circuit stays in  $S_0$  until a start signal (St = 1) is received. This generates a Load signal, which causes the multiplier to be loaded into the lower 4 bits of the accumulator (ACC) and the upper 5 bits of ACC to be cleared on the next rising clock edge. In state  $S_1$ , the low order bit of the multiplier (M) is tested. If M = 1, an add signal is generated and, then, a shift signal is generated in  $S_2$ . If M = 0 in  $S_1$ , a shift signal is generated because adding 0 can be omitted. Similarly, in states  $S_3$ ,  $S_5$ , and  $S_7$ , M is tested to determine whether to generate an add signal followed by shift or just a shift signal. A shift signal is always generated at the next clock time following an add signal (states  $S_2$ ,  $S_4$ ,  $S_6$ , and  $S_8$ ). After four shifts have been generated, all four multiplier bits have been processed, and the control circuit goes to a Done state and terminates the multiplication process.



Multiplier Control




#### Circuits for Arithmetic Operations 601

As the state graph indicates, the control performs two functions—generating add or shift signals as needed and counting the number of shifts. If the number of bits is large, it is convenient to divide the control circuit into a counter and an addshift control, as shown in Figure 18-9(a). First, we will derive a state graph for the add-shift control which tests M and St and outputs the proper sequence of add and shift signals (Figure 18-9(b)). Then, we will add a completion signal (K) from the counter which stops the multiplier after the proper number of shifts have been completed. Starting in  $S_0$  in Figure 18-9(b), when a start signal (St = 1) is received, a Load signal is generated. In state  $S_1$ , if M = 0, a shift signal is generated and the circuit stays in  $S_1$ . If M = 1, an add signal is generated and the circuit goes to state  $S_2$ . In  $S_2$  a shift signal is generated because a shift always follows an add. Back in  $S_1$ , the next multiplier bit (M) is tested to determine whether to shift, or add and then shift. The graph of Figure 18-9(b) will generate the proper sequence of add and shift signals, but it has no provision for stopping the multiplier.

In order to determine when the multiplication is completed, the counter is incremented on the active clock edge each time a shift signal is generated. If the multiplier is *n* bits, a total of *n* shifts are required. We will design the counter so that a completion signal (*K*) is generated after n - 1 shifts have occurred. When K = 1, the circuit should perform one more addition if necessary and then do the final shift. The control operation in Figure 18-9(c) is the same as Figure 18-9(b) as long as K = 0. In state  $S_1$ , if K = 1, we test *M* as usual. If M = 0, we output the final shift signal and stop; however, if M = 1, we add before shifting and go to state  $S_2$ . In state  $S_2$ , if K = 1, we output one more shift signal and then go to  $S_3$ . The last shift signal will reset the counter to 0 at the same time the add-shift control goes to the Done state.

As an example, consider the multiplier of Figure 18-7, but replace the control circuit with Figure 18-9(a). Because n = 4, a 2-bit counter is needed, and K = 1 when the counter is in state 3 (11<sub>2</sub>). Table 18-2 shows the operation of the multiplier when 1101 is multiplied by 1011.  $S_0$ ,  $S_1$ , and  $S_2$  represent states of the control circuit [Figure 18-9(c)]. The contents of the product register at each step is the same as given on p. 600.

At time  $t_0$  the control is reset and waiting for a start signal. At time  $t_1$ , the start signal St = 1, and a Load signal is generated. At time  $t_2$ , M = 1, so an Ad signal is generated. When the next clock occurs, the output of the adder is loaded into the accumulator and the control goes to  $S_2$ . At  $t_3$ , an Sh signal is generated, so, shifting occurs and the counter is incremented at the next clock. At  $t_4$ , M = 1, so Ad = 1, and the



#### Downloaded From : www.EasyEngineering.net

#### 602 Unit 18

TABLE 18-2 Operation of a Multiplier Using a Counter

				Product							
1	Time	State	Counter	Register	St	М	Κ	Load	Ad	Sh	Done
	$t_0$	<i>S</i> <sub>0</sub>	00	000000000	0	0	0	0	0	0	0
-	t1	S <sub>0</sub>	00	000000000	1	0	0	1	0	0	0
	<i>t</i> <sub>2</sub>	<b>S</b> <sub>1</sub>	00	000001011	0	1	0	0	1	0	0
	<i>t</i> <sub>3</sub>	<b>S</b> <sub>2</sub>	00	011011011	0	1	0	0	0	1	0
	$t_4$	<b>S</b> <sub>1</sub>	01	001101101	0	1	0	0	1	0	0
	t <sub>5</sub>	<b>S</b> <sub>2</sub>	01	100111101	0	1	0	0	0	1	0
	t <sub>6</sub>	<b>S</b> <sub>1</sub>	10	010011110	0	0	0	0	0	1	0
	t <sub>7</sub>	<b>S</b> <sub>1</sub>	11	001001111	0	1	1	0	1	0	0
	t <sub>8</sub>	<b>S</b> <sub>2</sub>	11	100011111	0	1	1	0	0	1	0
	t <sub>9</sub>	S <sub>3</sub>	00	010001111	0	1	0	0	0	0	1

adder output is loaded into the accumulator at the next clock. At  $t_5$  and  $t_6$ , shifting and counting occurs. At  $t_7$ , three shifts have occurred and the counter state is 11, so K = 1. Because M = 1, addition occurs, and the control goes to  $S_2$ . At  $t_8$ , Sh = K = 1, so at the next clock the final shift occurs, and the counter is incremented back to state 00. At  $t_9$ , a Done signal is generated.

The multiplier design given here can easily be expanded to 8, 16, or more bits simply by increasing the register size and the number of bits in the counter. The add-shift control would remain unchanged.


## **18.3** Design of a Binary Divider

We will consider the design of a parallel divider for positive binary numbers. As an example, we will design a circuit to divide an 8-bit dividend by a 4-bit divisor to obtain a 4-bit quotient. The following example illustrates the division process:

divisor <u>1101</u> 10000111 dividend <u>1101</u> 0111 0111 (135 $\div$ 13 = 10 with a remainder of 5) <u>0101</u> <u>0000</u> 0101 remaind			1010	quotient
$(135 \div 13 = 10 \text{ with} \\ a \text{ remainder of 5}) \\ 0101 \\ 0000 \\ 1111 \\ 0101 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\ 0000 \\$	divisor	1101	10000111	dividend
$\begin{array}{c} 0000 \\ \hline 1111 \\ (135 \div 13 = 10 \text{ with} \\ \text{a remainder of 5}) \\ \hline 0000 \\ \hline 0000 \\ \hline \end{array}$			<u>1101</u>	
$(135 \div 13 = 10 \text{ with} \\ a \text{ remainder of 5}) \qquad \frac{1111}{0101} \\ 0000$			0111	
$\begin{array}{ll} (135 \div 13 = 10 \text{ with} & \underline{1101} \\ \text{a remainder of 5}) & \underline{0101} \\ \underline{0000} \end{array}$			0000	
a remainder of 5) 0101 0000			1111	
0000	$(135 \div 13 = 10)$	with	1101	
	a remainder	of 5)	0101	
0101 remaind			0000	
			0101	remainder

Just as binary multiplication can be carried out as a series of add and shift operations, division can be carried out by a series of subtraction and shift operations. To construct the divider, we will use a 9-bit dividend register and a 4-bit divisor register, as shown in Figure 18-10. During the division process, instead of

#### Downloaded From : www.EasyEngineering.net



shifting the divisor to the right before each subtraction as shown in the preceding example, we will shift the dividend to the left. Note that an extra bit is required on the left end of the dividend register so that a bit is not lost when the dividend is shifted left. Instead of using a separate register to store the quotient, we will enter the quotient bit-by-bit into the right end of the dividend register as the dividend is shifted left. Circuits for initially loading the dividend into the register will be added later.

The preceding division example (135 divided by 13) is now reworked, showing the location of the bits in the registers at each clock time. Initially, the dividend and divisor are entered as follows:

0	1	0	0	0	0	1	1	1
	1	1	0	1				

Subtraction cannot be carried out without a negative result, so we will shift before we subtract. Instead of shifting the divisor one place to the right, we will shift the dividend one place to the left:

1 0 0 0 0 1 1 1 1 1 1 0 1 Dividing line between dividend and quotient Note that after the shift, the rightmost position in the dividend register is "empty".

Subtraction is now carried out, and the first quotient digit of 1 is stored in the unused position of the dividend register:

0 0 0 1 1 1 1 1 1 **4** first quotient digit

Next, we shift the dividend one place to the left:

Because subtraction would yield a negative result, we shift the dividend to the left again, and the second quotient bit remains 0:

Subtraction is now carried out, and the third quotient digit of 1 is stored in the unused position of the dividend register:

 $0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ \bullet$  third quotient digit

A final shift is carried out and the fourth quotient bit is set to 0:

$$\underbrace{\begin{array}{c} 0 & 0 & 1 & 0 & 1 \\ \text{remainder} \end{array}}_{\text{quotient}} \underbrace{\begin{array}{c} 1 & 0 & 1 & 0 \\ \text{quotient} \end{array}}_{\text{quotient}}$$

The final result agrees with that obtained in the first example. Note that in the first step the leftmost 1 in the dividend is shifted left into the leftmost position  $(X_8)$  in the X register. If we did not have a place for this bit, the division operation would have failed at this step because 0000 < 1101. However, by keeping the leftmost bit in  $X_8$ ,  $10000 \ge 1101$ , and subtraction can occur.

If as a result of a division operation, the quotient would contain more bits than are available for storing the quotient, we say that an overflow has occurred. For the divider of Figure 18-10 an overflow would occur if the quotient is greater than 15, because only 4 bits are provided to store the quotient. It is not actually necessary to carry out the division to determine if an overflow condition exists, because an initial comparison of the dividend and divisor will tell if the quotient will be too large. For example, if we attempt to divide 135 by 7, the initial contents of the registers would be:

Because subtraction can be carried out with a nonnegative result, we should subtract the divisor from the dividend and enter a quotient bit of 1 in the rightmost place in the dividend register. However, we cannot do this because the rightmost place contains the least significant bit of the dividend, and entering a quotient bit here would destroy that dividend bit. Therefore, the quotient would be too large to store in the 4 bits we have allocated for it, and we have detected an overflow condition. In general, for Figure 18-10, if initially  $X_8X_7X_6X_5X_4 \ge Y_3Y_2Y_1Y_0$  (i.e., if the left five bits of the dividend register exceed or equal the divisor), the quotient will be greater than 15 and an overflow occurs. Note that if  $X_8X_7X_6X_5X_4 \ge Y_3Y_2Y_1Y_0$ , the quotient is

$$\frac{X_8 X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0}{Y_3 Y_2 Y_1 Y_0} \ge \frac{X_8 X_7 X_6 X_5 X_4 0000}{Y_3 Y_2 Y_1 Y_0} = \frac{X_8 X_7 X_6 X_5 X_4 \times 16}{Y_3 Y_2 Y_1 Y_0} \ge 16$$

The operation of the divider can be explained in terms of the block diagram of Figure 18-10. A shift signal (Sh) will shift the dividend one place to the left on the next rising clock edge. Because the subtracter is a combinational circuit, it computes


#### Downloaded From : www.EasyEngineering.net

#### Circuits for Arithmetic Operations 605

 $X_8X_7X_6X_5X_4 - Y_3Y_2Y_1Y_0$ , and this difference appears at the subtracter output after a propagation delay. A subtract signal (*Su*) will load the subtracter output into  $X_8X_7X_6X_5X_4$  and set the quotient bit (the rightmost bit in the dividend register) to 1 on the next rising clock edge. To accomplish this, *Su* is connected to both the *Ld* input on the shift register and the data input on flip-flop  $X_0$ . If the divisor is greater than the five leftmost dividend bits, the comparator output is C = 0; otherwise, C = 1. The control circuit generates the required sequence of shift and subtract signals. Whenever C = 0, subtraction cannot occur without a negative result, so a shift signal is generated. Whenever C = 1, a subtract signal is generated, and the quotient bit is set to one.

Figure 18-11 shows the state diagram for the control circuit. When a start signal (St) occurs, the 8-bit dividend and 4-bit divisor are loaded into the appropriate registers. If C is 1, the quotient would require five or more bits. Because space is only provided for a 4-bit quotient, this condition constitutes an overflow, so the divider is stopped, and the overflow indicator is set by the V output. Normally, the initial value of C is 0, so a shift will occur first, and the control circuit will go to state  $S_2$ . Then, if C = 1, subtraction occurs. After the subtraction is completed, C will always be 0, so the next active clock edge will produce a shift. This process continues until four shifts have occurred, and the control is in state  $S_5$ . Then, a final subtraction occurs if C = 1, and no subtraction occurs if C = 0. No further shifting is required, and the control goes to the stop state. For this example, we will assume that when the start signal (St) occurs, it will be 1 for one clock time, and, then, it will remain 0 until the control circuit is back in state  $S_0$ . Therefore, St will always be 0 in states  $S_1$  through  $S_5$ .

We will now design the control circuit using a one-hot assignment (see Section 15.9) to implement the state graph. One flip-flop is used for each state with  $Q_0 = 1$  in  $S_0$ ,  $Q_1 = 1$  in  $S_1$ ,  $Q_2 = 1$  in  $S_2$ , etc. By inspection, the next-state and output equations are




Because there are three arrows leading into  $S_0$ ,  $Q_0^+$  has three terms. The equation for *Sh* has been simplified by noting that if the circuit is in state  $S_1$  or  $S_2$  or  $S_3$  or  $S_4$ , it is not in state  $S_0$  or  $S_5$ .

The subtracter in Figure 18-10 can be constructed using five full subtracters, as shown in Figure 18-12. Because the subtracter is a combinational circuit, whenever the numbers in the divisor and dividend registers change, these changes will propagate to the subtracter outputs. The borrow signal will propagate through the full subtracters before the subtracter output is transferred to the dividend register. If the last borrow signal  $(b_9)$  is 1, this means that the result is negative. Hence, if  $b_9$  is 1, the divisor  $(Y_3Y_2Y_1Y_0)$  is greater than  $X_8X_7X_6X_5X_4$ , and C = 0. Therefore,  $C = b'_9$ , and a separate comparator circuit is unnecessary. Under normal operating conditions (no overflow) for this divider, we can also show that  $C = d'_8$ . At any subtraction step, because the divisor is only four bits,  $d_8 = 1$  would allow a second subtraction without shifting. However, this can never occur because the quotient digit cannot be greater than 1. Therefore, if subtraction is possible,  $d_8$  will always be 0 after the subtraction, so  $d_8 = 0$  implies  $X_8X_7X_6X_5X_4$  is greater than  $Y_3Y_2Y_1Y_0$  and  $C = d'_8$ .


The block diagram of Figure 18-10 does not show how the dividend is initially loaded into the X register. This can be accomplished by adding a MUX at the X register inputs, as shown in Figure 18-13. This diagram uses bus notation to avoid drawing multiple wires. When several busses are merged together to form a single bus, a *bus merger* is used. For example, the symbol



means that the 5-bit subtracter output is merged with bits  $X_3X_2X_1$  and a logic 1 to form a 9-bit bus. Thus, the MUX output will be  $d_8d_7d_6d_5d_4X_3X_2X_11$  when Load = 0. Similarly, the symbol



Circuits for Arithmetic Operations 607



represents a *bus splitter* that splits the 9 bits from the X register into  $X_8X_7X_6X_5X_4$  and  $X_3X_2X_1$ ;  $X_0$  is not used. Bus mergers and splitters do not require any actual hardware; they are just a symbolic way of showing bus connections.

The X register is a left-shift register with parallel load capability, similar to the register in Figure 12-10. On the rising clock edge, it is loaded when Ld = 1 and shifted left when Sh = 1. Because the register must be loaded with the dividend when Load = 1 and with the subtracter output when Su = 1, Load and Su are ORed together and connected to the Ld input. The MUX selects the dividend (preceded by a 0) when Load = 1. When Load = 0, it selects the bus merger output which consists of the subtracter output,  $X_3X_2X_1$ , and a logic 1. When Su = 1 and the clock rises, this MUX output is loaded into X. The net result is that  $X_8X_7X_6X_5X_4$  gets the subtracter output,  $X_3X_2X_1$  is unchanged, and  $X_0$  is set to 1.

## Programmed Exercise 18.1

Cover the lower part of each page with a sheet of paper and slide it down as you check your answers. Write your answer in the space provided before looking at the correct answers.

Module 5.

# Design of a Sequence Detector

A sequence detector is a sequendial state mailine who takes an imput string of bits and generates an outp 'I' whenever the target sequence has been detected

Sequence detectors are of 2 types.


- i) Overlapping
- (i) Non-Overlapping.

In overlapping sequence detector, the last bit of one sequence become the perst bit of second sequence. In Non-overlapping sequence detector. The last bit of preveous sequence is not considered.

Steps in designing sequence detector

- 1. Develop the state diagram.
- 2. Code assignment
- 3. Make present state/Next State table
- 4. Draw the K-maps for Flep-Flop inputs.
- 5. Implement the ceruit.

let us consider the design of a clocked mealy my. sequendial circuit, The ceruit has the following form.




a) The cercult will examine incoming string of 05 & 1's. applied to the 'X' input. & generates an output Z=1 only when a prescribed input sequence occurs.


b) It is assumed that is can change only between clock pulses.

ending in 101 will produce an output x=1.


## 101

A typical inpat sequences & the corresponding output sequences are -






Step-2



# State Transition Table


State	Prese	ut	State	Input	Nexistate	owlp	t DA DE
50	0	0		. 0	5000	0	00
-	00	0	1	1	51 01 1	0	0 1
-	0	1		0	52 10	0	10
SI	D	1	1	1	51801	D	0 1
_	1	0	0	0	50 0 0	0	
52	1	0	1	1	5,01	9	
_	J	1	0	0	XXX	×	0 1
53.	1	1	1				XX
					X × X	×	××

## Scanned with CamScanne<sup>200</sup>



Scanned with CamScanne<sup>201</sup>

The stategraphy using moore mailine The procedure for finding state graph using moore Machine is similar to mealy machine except that the outputs are weitten inside the states instead of transections.



# 3 Guidelines for constructing state Graphy.

Although there are no one specific procedure to denive State graphs. The following guidelens should prove helpful

- 1. First construct some sample uppet & output sequences to understand the problem statement
- 2. Determine under what conditions, if any, the cirust Should be reset to zero. (Initial state).
- 3. If only one or two sequences lead to a non-zero output a good way is to construct a partial state graphy for those sequences.
- 4. Another way is to determine what sequenes must be remembered by the ckt & set up states accordingly
- S. Each time an arrow to the graph is added, find it can go to previous states or new states.
- 6. check the graph to make sure there is one & only one path leaving each state for each combination of values of the input valiables.
- 7. When the graph is construicted. check it by applying sequences of enpots.

# Scanned with CamScanne<sup>304</sup>

Design of Sequential citurit - Code concerter. - BCD to Excess-3 code This circuit adds three to a binary coded definal digit in the trange 0109. The Ep and op will be Serial with the least significant bit first. X - Table lists the derived inputs and ontpute @ Enput ontput BUD Excess-3 time to, t1, t2 \$ts. 3 24 60 +3+2+1to 0011 0000 After receiving four ips, 0100 0001 0010 0101 the circuit Should reset 0011 0110 to the Enitial Stale, 0111 0100 1000 ready to receive 0101 10,01 0110 emother group of 4 10 10 0111 1011 ips. 1000 11 00 1001 ne see that @ to if the input is 0 the op is always 1. & if input is 1 the opis always . D. . . there is no conflict Q time to.

### Scanned with CamScanne<sup>205</sup>

At lime  $t_1$ ,  $00 \rightarrow t@ t_1$   $01 \rightarrow 0@ t_1$   $105@11 \rightarrow 031@ t_1$  respectively

- There fore there is no conflict @ t1. - En a similar manner we can check to see there is no conflict @ t2 and its all ips are available.

Enput Sequences are received with least Starificant bit first. State lable - poit care (dashes) appear in thistable be cause only 10 of the 16 possible 4-bit Sequences can occur as inputs to the code converter. If the citacuit is instate B@tz and a I is received, this means that the Sequence 10 has been received and the

ontput should be o.


	2 a hast Ceremonie	Profont	Nex	Shite	Z	
Time	Input Sequence Reserved LSB	Shite	X=0	1	X=0	1
to	relet	A	B	C	1	0
	.0	B	D	E	1	0
~1	1	C	F	Q	0	1
10000	00	D	H	L	Ø	1-
£2	01	E	J	M	1.	D.
	10	F	J	N	1	0
	11	Q	K	P	1	0
1	000	H	A	A	0	1
3	001	I	A	A	0	1
	010	5	A	V	0	7
	011 100	L	A	11	0	-
	101	M	A	_	0	
	110	N	A	-	0	-
	111	P.	A	_	1	_

- Next we will reduce the lable neing som matching when matching erows. which contains dashes (don't cases), a dash will match with any state of inth any output value.

- By we h	matching are H	= J = k	= L	this manner and
MEN	= P .			
After ne fi dedu	elimine nd E= es to =		0	L, M, N and t the table
Kedu	red Sta	ete la	de for	code converle
Tune	Present State	X=0	X=1	procent output(Z) X=0 X=1
to		B	С	10
ti	B	· D	E	10
2	C	Ę	E	01
t	D	Н	H	01
. 2	E	H	M	10
to	H	A	A	01
'3	M	A	_	1 -
	192 - lan	Harris Harris	1949-1 1949-1 1949-1	

# Scanned with CamScanne<sup>308</sup>

State yraph for the code converler.




The state yraph has the form of a bee .
The state yraph has the form of a bee .
Fail path stating at the resol state represente one of the lime possible input sequences.
Affec the pathe for the input sequences have been constanted , the outputs can be filled by working charkwards along


### Scanned with CamScanne<sup>309</sup>

each path for example starting @ ts, the path 0000 has ontputs 0011 and 1000 has outputs 1001 3 flipplops are required to realize the reduced table isceance there are seven states. Themstion lable. NS 7 PS gt et et state Qtot ot X20 K=1 Qi Oz Oz 0.00 0 1 A 100 101 nong C 0-110 1 111 B 100 4 1-0 110 110 Offiphop C. 101 5 1-011 0 011 D - 6m2 111 0 P QD2P3 DID 011 E 110 9 1 000 000 011 H X XXX 000 010 M XXX XXX XX 001

Assignment Map. 0 02 B 4 4 0 5 D 3 ·E 6

Scanned with CamScanne<sup>210</sup>






+ XQQ2'


00 0,03,0 0 0 2 1 X O 0 17 D

01 = D2 = Q




x'& + x 03 1

Scanned with CamScanne<sup>211</sup>



Deisgn of sequential citemits noing ROM'S & PLA'S. Rom & D flipplops lode converteer noing State labre present Nept state Present state (Z) X20 R21 State X=0 X=1 O ABCDET B C Table () D E D 1 E 01 H 1 0 H M 10 A A 1 0 A M 1 Legustion table Q1 02 03 Z state apos X=0 X=1 X20 X= 001 000 A 010 0 B 001 011 100 0 100 C 100 010 D 011 101 101 D 0 E 100 101 110 0 . 101 000 000 H 0 000 M 110 Table @

Touth latte




to there are Serensbiles, 3 Dflipplops are required. This a Rom with 4-Engels (24 words) and four outputs is required.  $D_1 = Q_1^{\dagger}, D_2 = Q_2^{\dagger}$ - As we are noing o plippop and by zog. is as chown The lent table for Rom in Table 3. - This table gives the Rom ontputs (2,0,23) as punitions of the ROM inputs (x,0,02,3) Degrential isunit (code converter) norg PLAS The circuit configuration & same as fis @ except that how is replaced with a PLA of appropriate size. - The lattle 3 could be stored in a PLA with & inputs, 13 product terms and 4 outputs.

 $D_1 = Q_1^{\dagger} = Q_2^{\dagger}$  $D_2 = Q_2^{\dagger} = Q_1^{\bullet}$  $D_3 = Q_3^{\dagger} = Q_1 Q_2 Q_3 + X Q_1 Q_2 + X Q_1 Q_2$ Z= x'g + Xg

wKT

The PLA latte which corresponds to these equations is in Table @. Realization of this latte requires a PLA with 4 inputs, seven product terme and 4 outputs.



coverponds to lake @.

Cnitially Assume that X= 0 and 010203 - 000 --0- 3 Z=1 3 This felents low A23 = 100. - After the active clock edge, 0,00 = 100, if X=1 then provs - - 0 - and -1-- are selected So Z=0 3 423=110 - After the arbie dock edge, Q. Q. Q. = 110. - Continuing this manner, we can verify the transition lable of Table @ - PALS are available which contain D flipflops that have their enpits delven from programmable array logec. - fig 3 shows a segment of a Sequential PAL. The D flipplop is deren from an OR yate which is fed by 2 AND Gales - The flip kop output is fedback to the programmable AND array through a haffer. - Thus the AND yate Enguls can be connected to A, A', B, B' of Q'.

### Scanned with CamScanne<sup>217</sup>

The X's (tonit case) on the diagram shows the connections required to realize the next state equation. QT=D= ABQ + ABQ. The flip flop op is connected to an inverting tei-state buffer, which te enalded when Enzl. BAR AAB Q Acla ()-> Inveeting Tri-state Programmathe AND areany. output buffer segment of a segmential PAL. fig 3:


Scanned with CamScanne<sup>218</sup>

Design of Binary Multiplier.

Design a multiplier for positive binary numbers. Binary multiplication requires only shifting and adding. Consider the following example:

Multiplicand - 1101  
Multiplicand - 1001  
101 x140<sup>th</sup> 
$$\rightarrow$$
 1001  
101 x140<sup>th</sup>  $\rightarrow$  1001  
101 x140<sup>th</sup>  $\rightarrow$  1001  
101 x042<sup>th</sup>  $\rightarrow$  0000  
100 0 1 1 1  
100 0 0 1 1 1  
Multiplicand 1 1 0 1  
101 x 1at 0<sup>th</sup> position  $\rightarrow$  1 1 0 1  
101 x 1at 0<sup>th</sup> position  $\rightarrow$  1 1 0 1  
101 x 1at 1<sup>st</sup> position  $\rightarrow$  1 1 0 1  
101 x 1at 1<sup>st</sup> position  $\rightarrow$  1 1 0 1  
101 x 1at 1<sup>st</sup> position  $\rightarrow$  0 0 0  
partial product  $\rightarrow$  1 0 0 1 1 1  
101 x 1at 5<sup>th</sup> position  $\rightarrow$  0 0 0  
partial product  $\rightarrow$  1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101 x 1at 5<sup>th</sup> pos  $\rightarrow$  1 1 0 1  
101

Multiplication of two 4 bit numbers requires one 4 bit multiplicand register. one 4 bit multiplier register one 8 bit register for product. The product register serves as an accumulator to accumulate the sum of the partial products Instead of shifting multiplicand left each time, it is convenient if we shift the product register to the right each time. Broch diagram of a parallel binary multiplier



4 bits from the accumulator and 4 bits from the multiplicand register are connected to the adder. the adder ofp (sum and carry) are connected back to accumulator.

when 'Ad' signal is given adden adds, and its opp is stoned in accumulator during next clock. Load signal loads the multiplier into the lower four bits of ACC and clean the upper bits. shift signal earnes the content of the product register to be shifted one place to the right. 320 Control Circuit put the proper sequence of add and shift signals after St=1. If current multiplier bit is 1 (M=1) multiplicand is added to the accumulator followed by rightshift. if M=0, addition is skipped and only right shift occurs.

Consider following example. 11 (1011) × 13 (1101) = 143 (10001111)

step
$$0 0 0 0 0 0$$
 $1 0 1$  $-$ Product register contentssince Mel $1 1 0 1$  $-$ Add multiplicand.hence adde $0$  $1 1 0 1$  $0 11$  $\leftarrow$  after addition.step $0$  $0 1 1 0 1$  $1 0 11$  $\leftarrow$  after addition.step $0$  $0 1 1 0 1$  $1 0 11$  $\leftarrow$  after shiftingM=1 hence $1 1 0 1$  $1 0 1$  $\leftarrow$  after shiftingM=1 hence $1 0 0 1 11$  $1 0 1$  $\leftarrow$  after shifting.M=0 $0 0 0 1 1 1$  $1 0 1$  $\leftarrow$  after shifting.M=0 $0 1 0 0 1 1 1$  $1 0$  $\leftarrow$  after shifting.hence addy $0 0 0 0 0 1 1 1$  $1 0$  $\leftarrow$  after shifting. $1 0 0 0 1 1 1 1$  $1 0 0 0 1 1 1 1$  $\leftarrow$  after addition $0 1 0 0 0 1 1 1 1$  $1 0 0 0 1 1 1 1$  $\leftarrow$  after addition


In step 1: Last four bits of the product register is loaded 000001010<sup>EM</sup> with the multiplier values (eg: 1011) Since 'M' (iq. last bit) is **1**, the multiplicand values (eg: 1101) are added to the 4 bits in the MSB of the product register. (initially these bits are zero). 321


- Step 2: The product register now contains the results of addition in upper nibble, lower nibble is the multiplier values. Hence after addition, the product register values are (in this example) 11011011.
- Step 3. In this step, the product register is shifted to the right by one bit. In our example, after shift, the product register is 01101100<sup>Kmbit</sup> Step 4. After shifting the 'M' bit is checked. Since this bit is '1' in our example, once again the multiplicand is added to upper four bits. a, 01101101 + . Hence after addition

the product registor is 00111101.

Step5: The product register shifted night again and the value is 10011110 and Mbit is 0. Hence addition process is shipped and product register will be shifted again and new value is 01001110 step 6: Since Mbit is '1' the multiplicand is added and product register will be shifted. Atome after 4 shifting operation the product register contains 10001111 which is the result. Design of control circuit for the binary multiplier.

The control circuit is designed to output the proper sequence of add (Ad) and shift (Sh) signals. The state graph of control circuit is shown below.





Serial Adder with Accumulator.

The figure below shows the block diagram Æ serval adder with accumulator. St Cstart Zı Xo xz X2 Control Circuit JSI ə yi 🖥 42 **Y**0 Yı 43 C1+1 CLK Q

Two shift registers are used to hold the 4-bit numbers to be added, 'X' and 'Y'. X register is accumulator and Y register is addend register. When addition is completed, content of 'X' register is replaced with the sum of X and Y. Y register is a cyclic shift register such that at the end of four clock pulses, the value in addend register in back to original state. 'SI' is serial input, 'Sh' is shift control signal Sh=1 allows the value at 'SI' to enter into the shift register and values at \$\overline{x\_3}, \$\overline{x\_2}, \$\overline{x\_1}|| get shifted right and \$\overline{x\_0}\$ value will be available at the input of full adder. A similar operation happens to the Y register also. The result of addition of \$\overline{x\_0}\$ and yo will be \$\overline{x\_0}\$ and

> Carry = CI (This carry is fed as Carry-in while adding 201 and y1.)

Since Ci need to be added with Xi and Yi, Ci will be stoned in 'D' negister and will annive at the input of full adder during next clock pulse only.

At every clock pulse, the next 1sb of x and Y will arrive at the input of full adder and will be added along with carry generated by previous bit's eddition.

The figure below shows a numerical example. for the same.

