

BMS INSTITUTE OF TECHNOLOGY, YELAHANKA, BANGALORE-64.
DEPARTMENT OF TELECOMMUNICATION ENGG
TIME TABLE FOR THE ACADEMIC YEAR 2017- 18

SEMESTER : V
 Class Coordinator : Mr.Siddiq.Iqbal [SI]

CLASS ROOM : CR 306
 W.E.F : 21/08/2017
 Version : 2

DAY/ TIME	8 : 30 – 9 : 30	9 : 30 – 10 : 30	10 : 30 – 10 : 55	10: 55-11 : 55	11 : 55 –12 : 50	12 : 50 - 1 : 45	1 : 45 – 2 : 40	2 : 40 – 3 : 35	3 : 35 – 4 : 30
MONDAY	C++	ITC	T E A C H E R S B R E A K	HDL	OS/TLW	L U N C H B R E A K	← PBL →		
TUESDAY	OS/TLW	C++		ITC	HDL		← HDL LAB B1 (BR/SI/CSM) DSP LAB B2 (TS/SRG) →		
WEDNESDAY	M&E	HDL		DSP	ITC		← STUDENT CENTRICT ACTIVITY →		
THURSDAY	HDL	M&E		C++	DSP		← DSP LAB B1 (TS/SRG/IGS) HDL LAB B2 (BR/SI/CSM) →		
FRIDAY	DSP	OS/TLW		M&E	ITC TUTORIAL		← Proctoring & Club Activity →		
SATURDAY	ITC	DSP		M&E	DSP TUTORIAL				

Note : Presence of minimum two staff members is mandatory in each LAB * Surprise test will be conducted during regular class hours for about 10-15 min, monthly once

Sl No	Title of the subject	Sub Code	Acronym	Name Of Faculty [Initials]
1	Management & Entrepreneurship	15EC51	M & E	Mrs. Sowmyashree M S [SS]
2	Digital Signal Processing	15EC52	DSP	Mrs. Surekha R. Gondkar [SRG]
3	Verilog HDL	15EC53	VHDL	Mrs. Tejaswini S [TS]
4	Information Theory & Coding	15EC54	ITC	Mr. Siddiq Iqbal [SI]
5	OS/TLW	15XX55X	OS/TLW	Mrs. Saritha.I.G / Mr. Banuprakash R [IGS/BR]
6	C++/AE	15XX56X	C++	Mrs. Sumathi M S [SM]
7	DSP Lab	15ECL57	DSP Lab	Mrs. Tejaswini S [TS]
8	Verilog HDL Lab	15ECL58	Verilog HDL Lab	Dr. C S Mala [Dr.CSM]

Lab Batches	
Batch	USN
B1	1BY15TE001-36
B2	1BY14TE037-411

TTO
 (Mrs. Sumathi M S)

HOD
 (Dr. C.S.Mala)

CTO
 (Dr. A.V.Suresh)

PRINCIPAL
 (Dr. Mohan Babu .G.N)

BMS INSTITUTE OF TECHNOLOGY, YELAHANKA, BANGALORE-64.
DEPARTMENT OF TELECOMMUNICATION ENGG
TIME TABLE FOR THE ACADEMIC YEAR 2017- 18

SEMESTER : VII
 Class Coordinator : Mrs.Thejaswini [TS]

CLASS ROOM : CR 306
 W.E.F : 21/08/2017
 Version : 2

DAY/ TIME	8 : 30 – 9 : 30	9 : 30 – 10 : 30	10 : 30 – 10 : 55	10: 55-11 : 55	11 : 55 –12 : 50	12 : 50 - 1 : 45	1 : 45 – 2 : 40	2 : 40 – 3 : 35	3 : 35 – 4 : 30
MONDAY	DSPA	CCN	T E A B R E A K	RTS/ESD	OS/IP	L U N C H B R E A K	← ADC LAB B1 (JGS/HGH/TS) → CCN LAB B2 (IGS/BR)		
TUESDAY	OS/IP	RTS/ESD		CCN	WC		← STUDENT CENTRICT ACTIVITY →		
WEDNESDAY	CCN	WC		OFC	DSPA		← ADC LAB B2 (JGS/HGH) → CCN LAB B1 (IGS/SRG)		
THURSDAY	WC	OFC		DSPA	RTS/ESD		← Project Work →		
FRIDAY	OFC	OS/IP		WC	CCN		← Proctoring & Club Activity →		
SATURDAY	RTS/ESD	DSPA		OS/IP	OFC				

Note : Presence of minimum two staff members is mandatory in each LAB * Surprise test will be conducted during regular class hours for about 10-15 min, monthly once

SI No	Title of the subject	Sub Code	Acronym	Name Of Faculty [Initials]
1	Computer Communication Networks	10TE71	CCN	Mrs. Saritha I G [IGS]
2	Optical Fiber Communication	10TE 72	OFC	Dr.Jayadeva.G.S [Dr.JGS]
3	Wireless Communication	10TE 73	WC	Mrs.Sumathi M S [SM]
4	DSP Algorithm & Architecture	10TE 74	DSPA	Mrs. Thejaswini.S [TS]
5	Image Processing/Operating System	10TE 754	IP/OS	Mr. Siddiq Iqbal /Mrs. Saritha I G [SI/IGS]
6	Real Time Systems	10TC 762	RTS/ ESD	Mrs. Sowmyashree M S / Raghunandan G H [SS/RGH]
	Embedded system Design	10TE 765		
7	Advanced Communication Lab	10TEL77	ADC Lab	Dr. Jayadeva.G.S
8	CCN Lab	10TEL78	CCN Lab	Mrs. Saritha I G

Lab Batches	
Batch	USN
B1	1BY14TE001-37
B2	1BY14TE038 - 403

TTO
 (Mrs. Sumathi M S)

HOD
 (Dr. C.S.Mala)

CTO
 (Dr. A.V.Suresh)

PRINCIPAL
 (Dr. Mohan Babu .G.N)

BMS INSTITUTE OF TECHNOLOGY, YELAHANKA, BANGALORE-64.
DEPARTMENT OF TELECOMMUNICATION ENGG
TIME TABLE FOR THE ACADEMIC YEAR 2017- 18

SEMESTER : V

Class Coordinator : Mr.Siddiq.Iqbal [SI]

CLASS ROOM : CR 306

W.E.F : 21/08/2017

Version : 1

DAY/ TIME	8 : 30 – 9 : 30	9 :30 –10 : 30	10 : 30 10 : 55	10 :55 –11:50	11: 50 –12: 50	12: 50 –1: 45	1 : 45 – 2 : 40	2 : 40 – 3 : 35	3:35– 4 : 30
MONDAY	AC	DSS	T E A B R E A K	CMOS	L U N C H B R E A K	TLW	← PBL →		
TUESDAY	TLW	AC		DSS		CMOS	← AC+LIC LAB (MG) →		
WEDNESDAY	M&E	CMOS		DSP		AC			
THURSDAY	DSS	M&E		AC		DSP	← DSP LAB (SRG) →		
FRIDAY	DSP	TLW		M&E		DSS	← Proctoring & Club Activity →		
SATURDAY	CMOS	DSP		M&E		DSP TUTORIAL			

Note : Presence of minimum two staff members is mandatory in each LAB * Surprise test will be conducted during regular class hours for about 10-15 min, monthly once

SI No	Title of the subject	Sub Code	Acronym	Name Of Faculty [Initials]
1	Management & Entrepreneurship	10AL51	M & E	Mrs. Sowmyashree.M.S [SS]
2	Digital Signal Processing	10EC52	DSP	Mrs. Surekha R. Gondkar [SRG]
3	Analog Communication	10EC53	AC	Mr. Mallikarjuna Gowda .C.P [MG]
4	Transmission Llines & Waveguides	10TE54	TLW	Mr.Banuprakash .R [BR]
5	Digital Switching Systems	10TE55	DSS	Mrs.Ganapathy Hebbar [HGH]
6	Fundamentals of CMOS VLSI	10EC56	CMOS	Mr. Raju Hajare [RH]
7	DSP Lab	10ECL57	DSP Lab	Mrs. Surekha R. Gondkar [SRG]
8	Analog Communication Lab+LIC Lab	10ECL58	AC+ LIC Lab	Mr. Mallikarjuna Gowda .C.P [MG]

TTO
(Mrs. Sumathi M S)

HOD
(Dr. C.S.Mala)

CTO
(Dr. A.V.Suresh)

PRINCIPAL
(Dr. Mohan Babu .G.N)